JPH0311571B2 - - Google Patents

Info

Publication number
JPH0311571B2
JPH0311571B2 JP57078264A JP7826482A JPH0311571B2 JP H0311571 B2 JPH0311571 B2 JP H0311571B2 JP 57078264 A JP57078264 A JP 57078264A JP 7826482 A JP7826482 A JP 7826482A JP H0311571 B2 JPH0311571 B2 JP H0311571B2
Authority
JP
Japan
Prior art keywords
signal
channel mos
output
mos transistor
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57078264A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58196726A (ja
Inventor
Michio Asano
Tsuneo Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57078264A priority Critical patent/JPS58196726A/ja
Publication of JPS58196726A publication Critical patent/JPS58196726A/ja
Publication of JPH0311571B2 publication Critical patent/JPH0311571B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
JP57078264A 1982-05-12 1982-05-12 Ｍｏｓ出力回路 Granted JPS58196726A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57078264A JPS58196726A (ja) 1982-05-12 1982-05-12 Ｍｏｓ出力回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57078264A JPS58196726A (ja) 1982-05-12 1982-05-12 Ｍｏｓ出力回路

Publications (2)

Publication Number Publication Date
JPS58196726A JPS58196726A (ja) 1983-11-16
JPH0311571B2 true JPH0311571B2 (it) 1991-02-18

Family

ID=13657117

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57078264A Granted JPS58196726A (ja) 1982-05-12 1982-05-12 Ｍｏｓ出力回路

Country Status (1)

Country Link
JP (1) JPS58196726A (it)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0722261B2 (ja) * 1984-12-03 1995-03-08 沖電気工業株式会社 Ｍｏｓ駆動回路
JP2557619B2 (ja) * 1985-01-19 1996-11-27 三洋電機株式会社 信号出力回路
JPH0710044B2 (ja) * 1985-12-17 1995-02-01 株式会社東芝 論理回路
JPS62193316A (ja) * 1986-02-19 1987-08-25 Sony Corp 出力回路
JPS62220026A (ja) * 1986-03-20 1987-09-28 Toshiba Corp 出力バツフア回路
JPH0732356B2 (ja) * 1986-03-31 1995-04-10 株式会社東芝 出力回路
US4731553A (en) * 1986-09-30 1988-03-15 Texas Instruments Incorporated CMOS output buffer having improved noise characteristics
JPS63234622A (ja) * 1987-03-23 1988-09-29 Toshiba Corp デ−タ出力回路
JPH025610A (ja) * 1988-06-24 1990-01-10 Toshiba Corp 出力回路
US5097148A (en) * 1990-04-25 1992-03-17 At&T Bell Laboratories Integrated circuit buffer with improved drive capability
JPH0738408A (ja) * 1993-07-19 1995-02-07 Sharp Corp バッファ回路
JPH0738410A (ja) * 1993-07-21 1995-02-07 Oki Electric Ind Co Ltd 出力バッファ回路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5471958A (en) * 1977-11-21 1979-06-08 Hitachi Ltd Logical operation unit

Also Published As

Publication number Publication date
JPS58196726A (ja) 1983-11-16

Similar Documents

Publication Publication Date Title
US5124579A (en) Cmos output buffer circuit with improved ground bounce
US5455521A (en) Self-timed interconnect speed-up circuit
US20020149392A1 (en) Level adjustment circuit and data output circuit thereof
US6639424B2 (en) Combined dynamic logic gate and level shifter and method employing same
US6970024B1 (en) Over-voltage protection of integrated circuit I/O pins
US5121000A (en) Edge-rate feedback CMOS output buffer circuits
JPH0311571B2 (it)
JP2623918B2 (ja) 出力バッファ回路
US6710627B2 (en) Dynamic CMOS circuits with individually adjustable noise immunity
US6363505B1 (en) Programmable control circuit for grounding unused outputs
US6236234B1 (en) High-speed low-power consumption interface circuit
JP2001053599A (ja) 半導体集積回路
JP3060617B2 (ja) 出力バッファ回路
JP3055223B2 (ja) バッファ回路
JP3190191B2 (ja) 出力バッファ回路
JP2767909B2 (ja) 出力バッファ回路
US6271686B2 (en) Method for elimination of parasitic bipolar action in silicon on insulator (SOI) dynamic logic circuits
JP2982313B2 (ja) 出力バッファ回路
JPH06105875B2 (ja) 半導体集積論理回路
JP3086977B2 (ja) 半導体集積回路装置
JPH0581874A (ja) 出力バツフア回路
JP2619049B2 (ja) Ｃｍｏｓ型出力バッファ回路及びその駆動方法
JP2636464B2 (ja) トランスファゲート回路
JPH0537345A (ja) 半導体出力バツフア回路
JPH10290154A (ja) 出力回路