JPH03242578A - Circuit for displaying radar image - Google Patents

Circuit for displaying radar image

Info

Publication number
JPH03242578A
JPH03242578A JP2040121A JP4012190A JPH03242578A JP H03242578 A JPH03242578 A JP H03242578A JP 2040121 A JP2040121 A JP 2040121A JP 4012190 A JP4012190 A JP 4012190A JP H03242578 A JPH03242578 A JP H03242578A
Authority
JP
Japan
Prior art keywords
signal
circuit
weather
video signal
amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2040121A
Other languages
Japanese (ja)
Other versions
JP2743550B2 (en
Inventor
Masami Tan
丹 雅美
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2040121A priority Critical patent/JP2743550B2/en
Publication of JPH03242578A publication Critical patent/JPH03242578A/en
Application granted granted Critical
Publication of JP2743550B2 publication Critical patent/JP2743550B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Radar Systems Or Details Thereof (AREA)

Abstract

PURPOSE:To visually recognize a target image in a weather region easily by extracting only signals of front-end and back-end components of a weather video signal and inputting them in a radar image display device after wave shaping. CONSTITUTION:A weather video signal 20 is equally distributed into an A signal 20 and a B signal 21 by a distributor 1. The A signal 20 is amplified by an amplifier 2 and then input to a subtracter 5. The B signal 21 is reversed in signal polarity by a reverse amplifier 3 and then input to the subtracter 5 via a delay circuit 4. A differential signal 22 is equally distributed into a C signal 23 and a D signal 24 by a distributor 6. Negative polarity components of the C signal 23 are removed by a limiter circuit 7 and the signal 23 is input to a synthesizer 10. Negative polarity components of the D signal 24, after inversion of polarity of the signal by a reverse amplifier 8, and removed by a limiter circuit 9, and the signal 24 is input to the synthesizer 10. A signal 25 synthesized in the synthesizer 10 is subjected to shaping of a signal waveform in a wave shaping circuit 11 and then sent to an image display device 12 of a radar.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は1次レーダ装置における映像表示回路に関し、
特にウェザ−クラッタ映像信号と目標信号とを視認でき
るレーダ映像表示回路に関する。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to a video display circuit in a primary radar device,
In particular, the present invention relates to a radar image display circuit that can visually recognize a weather clutter image signal and a target signal.

〔従来の技術〕[Conventional technology]

従来、1次レーダ装置において、目標機を観測するだけ
でなく、目標機周辺のウェザ−・クラッタの状況を観測
する必要性がある場合がある。しかし、この種のレーダ
映像表示方式は、レーダ受信機にて受信処理された信号
をウェザ−信号と目標信号とを区別せずそのまま表示装
置へ送出し、表示装置に表示される映像信号の強度を制
御する方式となっていた。
BACKGROUND ART Conventionally, in a primary radar device, there are cases where it is necessary to not only observe a target aircraft but also observe the weather clutter situation around the target aircraft. However, in this type of radar image display method, the signal received and processed by the radar receiver is sent to the display device as is without distinguishing between the weather signal and the target signal, and the intensity of the image signal displayed on the display device is It was a method of controlling the

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のレーダ映像表示回路は、ウェザ−信号と
目標信号とを表示装置内で混合し、表示装置のPPI表
示画面上に表示するようになっているので1.ウェザ−
領域内の目標機が観測しにくくなる場合があるという欠
点があった。
The conventional radar image display circuit described above mixes the weather signal and the target signal within the display device and displays the mixture on the PPI display screen of the display device. weather
The drawback was that it could be difficult to observe target aircraft within the area.

本発明の目的は、前述の問題点を解決するために、ウェ
ザ−・クラッタ映像信号も視認でき、さらにウェザ−・
クラッタ内にある目標機の観測を容易にできるレーダ映
像表示回路を提供しようとするものである。
SUMMARY OF THE INVENTION In order to solve the above-mentioned problems, it is an object of the present invention to make it possible to visually recognize weather clutter video signals.
The present invention aims to provide a radar image display circuit that can easily observe a target aircraft in clutter.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のレーダ映像表示回路は、ウェザ−ビデオ信号と
目標物ビデオ信号とを表示するレーダ映像表示回路にお
いて、前記ウェザ−ビデオ信号を2等分する分配器と、
この2等分された一方のウェザ−ビデオ信号を反転増幅
した後に定められた遅延時間を付与する遅延回路と、前
記2等分された他方のウェザ−ビデオ信号を増幅する増
幅器と、前記遅延回路の出力信号と前記増幅器の出力信
号とを入力して減算する減算器と、前記減算器の出力信
号における負極性成分を除去するリミッタ回路部と、前
記リミッタ回路部の出力信号を波形整形した後に目標物
を有するビデオ信号とともに重畳して表示する映像表示
部とを備えている。
A radar image display circuit of the present invention is a radar image display circuit that displays a weather video signal and a target object video signal, and includes a divider that divides the weather video signal into two equal parts;
a delay circuit that inverts and amplifies one of the two halves of the weather video signal and then provides a predetermined delay time; an amplifier that amplifies the other of the two halves of the weather video signal; and the delay circuit. a subtracter that inputs and subtracts the output signal of the amplifier and the output signal of the amplifier; a limiter circuit that removes a negative polarity component in the output signal of the subtracter; The image display unit includes a video display unit that displays a video signal including the target object in a superimposed manner.

〔実施例〕 次に、本発明について図面を参照して説明する。〔Example〕 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例のi成因である。第1図にお
いて、受信機〈図示せず)から送出されるウェザ−のみ
の信号であるウェザ−・ビデオ信号20は分配器1にて
A信号20とB信号2工とに等分配される。一方のA信
号20は、増幅器2で増幅された後、減算器5に入力さ
れる。他方のB信号21は反転増幅器3で、信号の極性
を反転し増幅した後に、後述するA信号20と遅延調整
する遅延回路4経由減算器5に入力され、C信号22と
D信号23との差信号22が抽出される。
FIG. 1 shows an example of an embodiment of the present invention. In FIG. 1, a weather video signal 20, which is a weather only signal, sent out from a receiver (not shown) is equally distributed into an A signal 20 and a B signal 2 by a distributor 1. One A signal 20 is input to the subtracter 5 after being amplified by the amplifier 2 . The other B signal 21 is inverted and amplified by the inverting amplifier 3, and then inputted to the subtracter 5 via the delay circuit 4 which performs delay adjustment with the A signal 20, which will be described later, and is then inputted into the subtracter 5 to combine the C signal 22 and the D signal 23. A difference signal 22 is extracted.

この差信号22は、分配器6にてC信号23とD信号2
4とに等分配される。一方のC信号23は、リミッタ−
回路7で負極性成分が除去され、合成器10へ入力され
る。他方のD信号24は、反転増幅器8で、信号の極性
を反転した後リミッタ−回路って負極性成分が除去され
、合成器10へ入力される。合成器10で合成された信
号25は波形整形回路11にて信号波形を整形した後、
レーダの映像表示装置12へ送出される。なお映像表示
装置12には外部から目標物のビデオ信号であるMTI
ビデオ信号27またはノーマルビデオ信号28が入力さ
れ前述のウェザ−ビデオ信号と重畳される。
This difference signal 22 is divided into a C signal 23 and a D signal 2 by a distributor 6.
It is equally distributed between 4 and 4. One C signal 23 is a limiter
The negative polarity component is removed by the circuit 7 and inputted to the synthesizer 10. The other D signal 24 is inverted in polarity by an inverting amplifier 8, and a negative polarity component is removed by a limiter circuit, and then input to a combiner 10. After the signal 25 synthesized by the synthesizer 10 is shaped into a signal waveform by the waveform shaping circuit 11,
It is sent to the radar video display device 12. Note that the video display device 12 receives an MTI, which is a video signal of the target, from the outside.
A video signal 27 or a normal video signal 28 is input and superimposed on the weather video signal described above.

次に前述の遅延回路4の動作原理を第2図(a)。Next, the operating principle of the aforementioned delay circuit 4 is shown in FIG. 2(a).

(b)に示す従来例のクラッタ表示(第2図(a))と
本実施例のクラッタ表示(第2図(b))の説明図を対
比しながら説明する。第2図(a)の左側のAスフ−1
表示は2個のクラッタビデオ信号3031がベーシック
雑音上に存在する状態を示し、図の右側のPPI表示は
このクラッタ残像30、へ、31Aが映像表示としてわ
ずかに残っている状態を示している。本実施例を示す第
2図(b)の左側のAスフ−1表示は第1図におけるB
信号21の反転信号に対して約数ナノ秒程度の遅延時間
を遅延回路4により付与している。したがってC信号2
2と遅延されたD信号23とは第2図(b)のAスフ−
1表示に示すように消去されたクラッタビデオ信号32
.33のそれぞれ前縁32A、33Aと後縁32B、3
3Bにおいてクラッタビデオ信号が相殺されずに残るこ
とになる。なお、クラッタ信号に時間による変化は左程
大きくないので十分に相殺される。したがって第2図(
b)の右側のPPI表示に示すようにクラッタの位置3
2C,33Cの輪郭のみが映像として残り、もし目標物
がクラッタ内に存在する場合に明瞭に区別して視認する
ことができる。
A description will be given while comparing the explanatory diagrams of the conventional clutter display (FIG. 2(a)) and the clutter display of the present embodiment (FIG. 2(b)) shown in FIG. 2(b). A-1 on the left side of Figure 2 (a)
The display shows a state in which two clutter video signals 3031 are present on the basic noise, and the PPI display on the right side of the figure shows a state in which this clutter afterimage 30, 31A remains slightly as a video display. The A-1 display on the left side of FIG. 2(b) showing this embodiment is B in FIG.
The delay circuit 4 provides a delay time of approximately several nanoseconds to the inverted signal of the signal 21. Therefore, C signal 2
2 and the delayed D signal 23 are the A spectrum of FIG. 2(b).
1. Clutter video signal 32 erased as shown in display 1.
.. 33, respectively, leading edges 32A, 33A and trailing edges 32B, 3
3B, the clutter video signal will remain uncancelled. Note that the change in the clutter signal over time is not as large as the one on the left, so it is sufficiently canceled out. Therefore, Figure 2 (
Clutter position 3 as shown in the PPI display on the right side of b)
Only the outlines of 2C and 33C remain as images, and if a target exists within the clutter, it can be clearly distinguished and visually recognized.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明は、ウェザ−・ビデオ信号
の前縁及び後縁酸分の信号のみ抽出し、波形整形後、レ
ーダ映像表示装置に入力されるので、他のレーダビデオ
、すなわちノーマルビデオによる映像信号又はMTIビ
デオによる映像信号と重畳した場合にウェザ−領域内の
目標映像が容易に視認できるという効果がある。
As explained above, the present invention extracts only the leading edge and trailing edge acid signals of the weather video signal, and inputs them to the radar image display device after waveform shaping. When superimposed with a video image signal or an MTI video image signal, there is an effect that the target image within the weather area can be easily recognized.

【図面の簡単な説明】 第1図は本発明の一実施例の構成図、第2図(a)、(
b)はそれぞれ従来例および本実施例のウェザ−・ビデ
オ信号のAスコープ、PPI表示例の説明図である。 1.6・・・分配器、2・・・増幅器、3,8・・・反
転増幅器、4・・・遅延回路、5・・・減算器、7.9
・・・リミッタ回路、10・・・合成器、11・・・波
形整形回路、12・・・映像表示装置。
[Brief Description of the Drawings] Figure 1 is a configuration diagram of an embodiment of the present invention, Figures 2 (a), (
b) is an explanatory diagram of A-scope and PPI display examples of weather video signals in the conventional example and the present embodiment, respectively. 1.6...Distributor, 2...Amplifier, 3,8...Inverting amplifier, 4...Delay circuit, 5...Subtractor, 7.9
... limiter circuit, 10 ... synthesizer, 11 ... waveform shaping circuit, 12 ... video display device.

Claims (1)

【特許請求の範囲】[Claims] ウェザービデオ信号と目標物ビデオ信号とを表示するレ
ーダ映像表示回路において、前記ウェザービデオ信号を
2等分する分配器と、この2等分された一方のウェザー
ビデオ信号を反転増幅した後に定められた遅延時間を付
与する遅延回路と、前記2等分された他方のウェザービ
デオ信号を増幅する増幅器と、前記遅延回路の出力信号
と前記増幅器の出力信号とを入力して減算する減算器と
、前記減算器の出力信号における負極性成分を除去する
リミッタ回路部と、前記リミッタ回路部の出力信号を波
形整形した後に目標物を有するビデオ信号とともに重畳
して表示する映像表示部とを備えたことを特徴とするレ
ーダ映像表示回路。
A radar image display circuit that displays a weather video signal and a target object video signal includes a divider that divides the weather video signal into two, and a splitter that divides the weather video signal into two, and a splitter that is determined after inverting and amplifying one of the two halves of the weather video signal. a delay circuit that provides a delay time; an amplifier that amplifies the other weather video signal divided into two equal parts; a subtracter that inputs and subtracts the output signal of the delay circuit and the output signal of the amplifier; A limiter circuit section that removes a negative polarity component in the output signal of the subtracter, and a video display section that waveform-shapes the output signal of the limiter circuit section and then displays it superimposed with a video signal having a target object. Features a radar image display circuit.
JP2040121A 1990-02-20 1990-02-20 Radar image display circuit Expired - Lifetime JP2743550B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2040121A JP2743550B2 (en) 1990-02-20 1990-02-20 Radar image display circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2040121A JP2743550B2 (en) 1990-02-20 1990-02-20 Radar image display circuit

Publications (2)

Publication Number Publication Date
JPH03242578A true JPH03242578A (en) 1991-10-29
JP2743550B2 JP2743550B2 (en) 1998-04-22

Family

ID=12571990

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2040121A Expired - Lifetime JP2743550B2 (en) 1990-02-20 1990-02-20 Radar image display circuit

Country Status (1)

Country Link
JP (1) JP2743550B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012058174A (en) * 2010-09-13 2012-03-22 Toshiba Corp Precision approach radar and radar signal processing method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012058174A (en) * 2010-09-13 2012-03-22 Toshiba Corp Precision approach radar and radar signal processing method

Also Published As

Publication number Publication date
JP2743550B2 (en) 1998-04-22

Similar Documents

Publication Publication Date Title
KR950010553A (en) On-Screen Display on Monitors
US8179301B2 (en) Image processor and image processing method for synthetic aperture radar
JPH03242578A (en) Circuit for displaying radar image
KR930022904A (en) Transition Area Emphasis Device and Method of Image Signal
JP2007078398A (en) Synthetic aperture radar image display device
JPH0537265Y2 (en)
JPH0910212A (en) Filtering method and filter circuit for ultrasonic color Doppler imaging system
JPS598112B2 (en) Video equipment
JPH0779975A (en) Ultrasonic diagnostic apparatus
JPH057664B2 (en)
JPH0527030A (en) Background noise removing device for moving object
JP2639351B2 (en) Video processing circuit for radar display
JPH01182783A (en) Data synthesizer for meteorological radar
JPS6240013B2 (en)
JPH09206304A (en) Ultrasonograph
JPH02278179A (en) Automatic suppress area setting device of radar
JPS5839311B2 (en) radar video
JPH02135877A (en) ghost remover
GB1315580A (en) Circuit for processing a sequence of video signals containing intelligence and spurious portions
JPH02194388A (en) Signal processor for doppler radar for weather
JPH05252531A (en) Contour enhancement circuit
JPH09264944A (en) Method and device for suppressing clutter in pulse radar
JPH0260639A (en) Ultrasonic doppler diagnostic device
JP2684903B2 (en) Display for air traffic control system
JP3044482B2 (en) Method and circuit device for displaying a radar echo signal