JPH0332113B2 - - Google Patents

Info

Publication number
JPH0332113B2
JPH0332113B2 JP26504885A JP26504885A JPH0332113B2 JP H0332113 B2 JPH0332113 B2 JP H0332113B2 JP 26504885 A JP26504885 A JP 26504885A JP 26504885 A JP26504885 A JP 26504885A JP H0332113 B2 JPH0332113 B2 JP H0332113B2
Authority
JP
Japan
Prior art keywords
sign
differential
input data
processing section
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP26504885A
Other languages
Japanese (ja)
Other versions
JPS62126483A (en
Inventor
Mitsuru Yamada
Shinji Shirochi
Yasuhiko Hosokawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP26504885A priority Critical patent/JPS62126483A/en
Publication of JPS62126483A publication Critical patent/JPS62126483A/en
Publication of JPH0332113B2 publication Critical patent/JPH0332113B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)
  • Picture Signal Circuits (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は微分回路装置に関するものである。[Detailed description of the invention] [Industrial application field] The present invention relates to a differentiating circuit device.

〔従来の技術〕[Conventional technology]

第4図は、従来の微分回路装置の機能構成を示
す図であり、図において、1は入力データE1
絶対値を求める絶対値処理部、2は絶対値化され
たデータE2を微分する微分処理部である。
FIG. 4 is a diagram showing the functional configuration of a conventional differentiating circuit device. In the figure, 1 is an absolute value processing unit that calculates the absolute value of input data E1 , and 2 is a unit that differentiates absolute value data E2. This is a differential processing section.

次に動作について説明する。第4図において、
入力データE1は、絶対値処理部1を通つて絶対
値データE2となり、この絶対値データE2は微分
処理部2を通つて微分データE3となる。
Next, the operation will be explained. In Figure 4,
Input data E1 passes through the absolute value processing section 1 and becomes absolute value data E2 , and this absolute value data E2 passes through the differential processing section 2 and becomes differential data E3 .

ここで、第4図の回路に第5図aに示す入力デ
ータE1の波形5を入力する場合の動作を考える。
第5図の波形5の入力データE1は、第4図の絶
対値処理部1により第5図bに示す変極点Pをも
つ絶対値データE2の波形8となる。
Now, let us consider the operation when the waveform 5 of the input data E1 shown in FIG. 5a is input to the circuit shown in FIG. 4.
Input data E 1 of waveform 5 in FIG. 5 is converted into waveform 8 of absolute value data E 2 having an inflection point P shown in FIG. 5b by the absolute value processing section 1 of FIG.

次に、絶対値データE2は、第4図の微分処理
部2により第5図cに示す微分データE3の波形
9として出力される。
Next, the absolute value data E 2 is outputted by the differential processing section 2 of FIG. 4 as a waveform 9 of differential data E 3 shown in FIG. 5 c.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

従来の微分回路装置は、以上のように構成され
ているので、絶対値処理されたデータE2を微分
処理する場合、変極点などの不連続な値を微分処
理することが必要で、大きな誤差を発生するなど
の問題点があつた。
Conventional differentiating circuit devices are configured as described above, so when differentiating data E 2 that has undergone absolute value processing, it is necessary to differentiate discontinuous values such as inflection points, resulting in large errors. There were problems such as the occurrence of

この発明は上記のような問題点を解決するため
になされたもので、微分処理上の理論的な誤差の
ない微分回路装置を得ることを目的とする。
The present invention has been made to solve the above-mentioned problems, and an object of the present invention is to obtain a differentiating circuit device free from theoretical errors in differentiating processing.

〔問題点を解決するための手段〕[Means for solving problems]

この発明に係る微分回路装置は、入力データの
符号を符号判定処理部で保存し、入力データを連
続なデータのまま微分処理部で微分し、この微分
結果を前記符号判定処理部で保存した符号を符号
乗算処理部で乗算するものである。
The differential circuit device according to the present invention stores the sign of input data in a sign determination processing section, differentiates the input data as continuous data in the differentiation processing section, and uses the differential result as a sign stored in the sign determination processing section. is multiplied by the sign multiplication processing section.

〔作用〕[Effect]

この発明における微分回路装置は、入力データ
の符号を符号判定処理部により保存しておき、前
記入力データを連続なデータのまま微分処理して
先に保存した符号を乗算することにより、理論誤
差のない微分処理をする。
The differentiating circuit device according to the present invention stores the sign of input data in a sign determination processing section, performs differentiation on the input data as continuous data, and multiplies the previously stored sign, thereby reducing the theoretical error. No differential processing.

〔実施例〕〔Example〕

以下、この発明の一実施例を図について説明す
る。第1図において2は入力データE1を微分す
る微分処理部、3は入力データE1の符号を判定
する符号判定処理部、4は先に符号判定処理部3
で保存した符号E6を微分処理結果E4に乗算する
符号乗算処理部である。
An embodiment of the present invention will be described below with reference to the drawings. In FIG. 1, 2 is a differentiation processing unit that differentiates the input data E 1 , 3 is a sign judgment processing unit that judges the sign of the input data E 1 , and 4 is a sign judgment processing unit 3 that first differentiates the input data E 1.
This is a sign multiplication processing unit that multiplies the differential processing result E 4 by the sign E 6 saved in .

次に第3図のフローチヤートを参照しながら動
作について説明する。入力データE1は、符号判
定処理部3で入力時の符号E6が判定保存される
(ステツプ3−2、3−3)。また、符号判定処理
部3を通つたデータE1は、微分処理部2により
微分され(ステツプ3−4)、データE4となる。
微分結果データE4は、符号判定処理部3で保存
されている符号E6を乗算する(ステツプ3−5)
ことにより、微分結果E5が求まる(ステツプ3
−6)。
Next, the operation will be explained with reference to the flowchart shown in FIG. For the input data E1 , the code E6 at the time of input is determined and stored in the sign determination processing section 3 (steps 3-2 and 3-3). Further, the data E1 that has passed through the sign determination processing section 3 is differentiated by the differentiation processing section 2 (step 3-4), and becomes data E4 .
The differential result data E4 is multiplied by the code E6 stored in the sign determination processing section 3 (step 3-5).
By doing this, the differential result E 5 is obtained (step 3
-6).

ここで、第1図の回路に第2図に示す入力デー
タE1の波形5を入力する場合の動作を考える。
まず、第2図の波形5の入力データE1は、第1
図の符号判定処理部3の符号判定処理により入力
時の符号が正負のどちらであつたかを判定し、正
の時は1、負の時は−1のどちらかの値E6を符
号保存項に保存する。
Now, let us consider the operation when the waveform 5 of the input data E1 shown in FIG. 2 is input to the circuit shown in FIG. 1.
First, input data E 1 of waveform 5 in FIG.
The sign determination processing of the sign determination processing unit 3 shown in the figure determines whether the sign at the time of input was positive or negative, and the value E 6 is set as 1 if it is positive or -1 if it is negative. Save to.

この符号判定処理部3では、入力値E1を演算
処理せずに符号の判定とその結果の保存だけなの
で、次の微分処理部2への入力データも上記入力
データE1になる。
Since this sign determination processing section 3 only determines the sign and stores the result without performing arithmetic processing on the input value E1 , the next input data to the differential processing section 2 will also be the input data E1 .

この微分処理部2では、第2図の波形5のよう
な連続な値を微分できるので、微分結果も入力デ
ータE1の微分値E4である第2図の波形6のよう
に連続で、理論的な誤差のない出力値が得られ
る。
Since this differentiation processing section 2 can differentiate continuous values such as waveform 5 in FIG. 2, the differentiation result is also continuous as in waveform 6 in FIG . 2 , which is the differential value E 4 of input data E 1. Output values without theoretical errors can be obtained.

次に、上記微分処理部2から得られた微分値
E4は、符号乗算処理部4に入力される。ここで
は、微分処理をおこなう際に微分処理部2の入力
値が連続で理論的な誤差のないものとなるよう
に、あえて微分処理2の入力値は、負の値も負の
まま微分する。このため、微分処理部2の出力で
ある微分値E4のうち、微分処理部2の入力デー
タEの値の符号が負の場合に符号を反転させる必
要がある。
Next, the differential value obtained from the differential processing section 2
E4 is input to the sign multiplication processing section 4. Here, in order to ensure that the input value of the differential processing unit 2 is continuous and free from theoretical errors when performing the differential processing, the input value of the differential processing 2 is intentionally differentiated even if it is a negative value. Therefore, if the sign of the value of the input data E of the differential processing section 2 is negative among the differential value E 4 that is the output of the differential processing section 2, it is necessary to invert the sign.

そこで、符号判定処理部3の符号判定処理によ
り、入力データE1の符号が正の時は1、負の時
は−1の値を符号保存項E6に保存しているので、
この符号保存項E6と微分値E4とを乗算すること
により、入力データE1の値が負の時に対応する
微分値E4の符号を正にすることができ、結果と
して微分値E4の絶対値をとつたことになる。
Therefore, by the sign judgment process of the sign judgment processing unit 3, when the sign of the input data E 1 is positive, a value of 1 is stored in the sign storage term E 6, and when it is negative, a value of -1 is stored in the sign storage term E 6 .
By multiplying this sign preservation term E6 by the differential value E4 , when the value of the input data E1 is negative, the sign of the corresponding differential value E4 can be made positive, and as a result, the differential value E4 This means that we have taken the absolute value of .

これを、第2図で見ると、入力データE1の波
形5の符号をそのままで微分すると、波形6の微
分値E4が求まり、この微分値E4の波形6のうち、
入力データE1の波形5が負の部分に対応する微
分値E4の波形の符号を正負反転することにより、
微分回路の出力結果E5の波形7が求まる。
Looking at this in FIG. 2, if we differentiate the sign of waveform 5 of input data E 1 as it is, we will find the differential value E 4 of waveform 6, and among the waveform 6 of this differential value E 4 ,
By inverting the sign of the waveform of the differential value E4 corresponding to the negative part of the waveform 5 of the input data E1 ,
Waveform 7 of the output result E5 of the differentiating circuit is determined.

なお、上記実施例では、入力が連続なデータを
あつかつたが、入力データが全波整流波形のよう
な不連続なものでも、符号操作により連続波形と
してから微分処理をおこない、その微分結果のう
ち符号操作をおこなつたものの符号をもとにもど
す操作をおこなうことにより、不連続部分の誤差
を含まない微分処理が可能手ある。
In the above embodiment, continuous input data was handled, but even if the input data is discontinuous, such as a full-wave rectified waveform, the differential processing is performed after the input data is made into a continuous waveform by sign manipulation, and the differential result is By performing an operation to restore the sign of the part whose sign has been manipulated, it is possible to perform differential processing that does not include errors in discontinuous parts.

このように、不連続なもののうち連続にできる
ものは、一度連続なデータとしてから微分処理を
おこない、その後、もとの状態にもどすという考
え方ができる。
In this way, it is possible to think of discontinuous data that can be made continuous once as continuous data, then subjected to differential processing, and then returned to its original state.

〔発明の効果〕〔Effect of the invention〕

以上のように、この発明によれば、入力データ
の符号を符号判定処理部で保存し、入力データを
連続なデータのまま微分処理部で微分し、この微
分結果を前記符号保存処理部で保存した符号と符
号乗算処理部で乗算したので、理論上誤差の生じ
ない精度の高い微分処理結果が得られるという効
果がある。
As described above, according to the present invention, the sign of input data is stored in the sign determination processing section, the input data is differentiated as continuous data in the differentiation processing section, and this differentiation result is stored in the sign storage processing section. Since the code is multiplied by the code in the code multiplication processing unit, there is an effect that a highly accurate differential processing result with no theoretical error can be obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、この発明の一実施例による微分回路
装置を示すブロツク図、第2図は第1図各部の入
出力波形図、第3図は、この発明の一実施例のフ
ローチヤート、第4図は、従来の微分回路装置の
ブロツク図、第5図は、第4図各部の入出力波形
図である。 2は微分処理部、3は符号保存処理部、4は符
号乗算処理部。なお、図中、同一符号は同一又は
相当部分を示す。
1 is a block diagram showing a differential circuit device according to an embodiment of the present invention, FIG. 2 is an input/output waveform diagram of each part of FIG. 1, and FIG. 3 is a flowchart of an embodiment of the present invention. FIG. 4 is a block diagram of a conventional differential circuit device, and FIG. 5 is an input/output waveform diagram of each part in FIG. 2 is a differential processing section, 3 is a code storage processing section, and 4 is a code multiplication processing section. In addition, in the figures, the same reference numerals indicate the same or corresponding parts.

Claims (1)

【特許請求の範囲】[Claims] 1 入力データの符号を判定する符号判定処理部
と、前記入力データを連続データのまま微分処理
する微分処理部と、この微分処理部で微分処理し
たデータに前記符号判定処理部で判定した符号を
乗算する符号乗算処理部とを備えた微分回路装
置。
1: a sign determination processing section that determines the sign of input data; a differentiation processing section that performs differential processing on the input data as continuous data; A differentiating circuit device comprising a sign multiplication processing unit that performs multiplication.
JP26504885A 1985-11-27 1985-11-27 Differential circuit device Granted JPS62126483A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26504885A JPS62126483A (en) 1985-11-27 1985-11-27 Differential circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26504885A JPS62126483A (en) 1985-11-27 1985-11-27 Differential circuit device

Publications (2)

Publication Number Publication Date
JPS62126483A JPS62126483A (en) 1987-06-08
JPH0332113B2 true JPH0332113B2 (en) 1991-05-09

Family

ID=17411855

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26504885A Granted JPS62126483A (en) 1985-11-27 1985-11-27 Differential circuit device

Country Status (1)

Country Link
JP (1) JPS62126483A (en)

Also Published As

Publication number Publication date
JPS62126483A (en) 1987-06-08

Similar Documents

Publication Publication Date Title
JPH04332036A (en) Floating decimal point multiplier and its multiplying system
JPH0332113B2 (en)
JPS63187366A (en) Arithmetic unit for moving average
SU1221651A1 (en) Device fwr calculating values of inverse tangent function
JPS61153785A (en) Vertex detecting method
RU2004933C1 (en) Method of information compression of videosignal and device for its implementation
JP2558721B2 (en) Input/Output Circuit
JPS62143135A (en) Coordinate conversion method
JP3110072B2 (en) Pre-normalization circuit
JPS5952361A (en) Arithmetic system for picture signal processing
JPH0822023B2 (en) Recursive noise reduction device
JPH0553759A (en) Fixed decimal point arithmetic unit
JPS6286460A (en) Two-dimensional fourier transform calculator
JPS59197972A (en) Coordinate arithmetic circuit
JPS61177492A (en) Multiplier for reverberator
JP2556904B2 (en) High-speed adder / subtractor
JPS63204157A (en) Effective value calculation method
JPH0773015A (en) Fixed-point data adder
JPS6129020B2 (en)
JPS6286459A (en) Multiply integral error correction method
JPS61239363A (en) Complex multiplier
JPS62259101A (en) Speed arithmetic system
JPS62221212A (en) Digital signal processor
JPH03244024A (en) Direct addition/subtraction processing method between external decimals
JPS61133000A (en) Distance calculation circuit