JPH0345943B2 - - Google Patents
Info
- Publication number
- JPH0345943B2 JPH0345943B2 JP58021349A JP2134983A JPH0345943B2 JP H0345943 B2 JPH0345943 B2 JP H0345943B2 JP 58021349 A JP58021349 A JP 58021349A JP 2134983 A JP2134983 A JP 2134983A JP H0345943 B2 JPH0345943 B2 JP H0345943B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- input
- light emitting
- circuit
- emitting element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005540 biological transmission Effects 0.000 claims description 22
- 230000002457 bidirectional effect Effects 0.000 claims description 15
- 230000003287 optical effect Effects 0.000 claims description 15
- 239000000872 buffer Substances 0.000 description 15
- 238000010586 diagram Methods 0.000 description 8
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000007257 malfunction Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 208000032368 Device malfunction Diseases 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/14—Two-way operation using the same type of signal, i.e. duplex
- H04L5/1461—Suppression of signals in the return path, i.e. bidirectional control circuits
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Bidirectional Digital Transmission (AREA)
- Dc Digital Transmission (AREA)
- Optical Communication System (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58021349A JPS59147554A (ja) | 1983-02-10 | 1983-02-10 | 絶縁型双方向性バスドライバ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58021349A JPS59147554A (ja) | 1983-02-10 | 1983-02-10 | 絶縁型双方向性バスドライバ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59147554A JPS59147554A (ja) | 1984-08-23 |
| JPH0345943B2 true JPH0345943B2 (cs) | 1991-07-12 |
Family
ID=12052610
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58021349A Granted JPS59147554A (ja) | 1983-02-10 | 1983-02-10 | 絶縁型双方向性バスドライバ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59147554A (cs) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6160550U (cs) * | 1984-09-22 | 1986-04-23 | ||
| JPS6243917A (ja) * | 1985-08-21 | 1987-02-25 | Nec Corp | 絶縁型インタ−フエイスバス装置 |
-
1983
- 1983-02-10 JP JP58021349A patent/JPS59147554A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59147554A (ja) | 1984-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0485102B1 (en) | Bus driver circuit | |
| US7088137B2 (en) | System, method and program product for extending range of a bidirectional data communication bus | |
| JP3639600B2 (ja) | 双方向信号伝送システム | |
| US20040225793A1 (en) | Bidirectional bus repeater for communications on a chip | |
| EP0162932B1 (en) | Data processing system with output switching circuit | |
| JPH02141120A (ja) | 走査可能レジスタ/ラッチ回路 | |
| EP0209464B1 (en) | Master-slave type flip-flop circuit | |
| US4167727A (en) | Logic circuits incorporating a dual function input | |
| US5598110A (en) | Detector circuit for use with tri-state logic devices | |
| EP0357667B1 (en) | Node for backplane bus | |
| US4471243A (en) | Bidirectional interface | |
| JPS59147554A (ja) | 絶縁型双方向性バスドライバ | |
| US4900954A (en) | Mixed CML/ECL macro circuitry | |
| US5424658A (en) | Bipolar ECL to inverted CMOS level translator | |
| US5880606A (en) | Programmable driver circuit for multi-source buses | |
| JP2601223B2 (ja) | 同時双方向入出力バッファ | |
| US20050100046A1 (en) | Cross-level digital signal transmission devic | |
| US6653864B2 (en) | Interface | |
| CN222825814U (zh) | 一种拨动开关及拨动开关的电子电路 | |
| JP2690362B2 (ja) | 双方向絶縁形ディジタル信号伝達回路 | |
| JP2760732B2 (ja) | Ecl出力バッファ回路 | |
| CN110009898B (zh) | 一种红外接收装置及红外接收系统 | |
| SU1497753A1 (ru) | Устройство дл приема и передачи информации | |
| JPH1051292A (ja) | 信号伝達回路 | |
| JP2643779B2 (ja) | バス接続システム |