JPH0348534B2 - - Google Patents

Info

Publication number
JPH0348534B2
JPH0348534B2 JP6007983A JP6007983A JPH0348534B2 JP H0348534 B2 JPH0348534 B2 JP H0348534B2 JP 6007983 A JP6007983 A JP 6007983A JP 6007983 A JP6007983 A JP 6007983A JP H0348534 B2 JPH0348534 B2 JP H0348534B2
Authority
JP
Japan
Prior art keywords
carry
circuit
look
ahead
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6007983A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59186042A (ja
Inventor
Mitsunori Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP6007983A priority Critical patent/JPS59186042A/ja
Publication of JPS59186042A publication Critical patent/JPS59186042A/ja
Publication of JPH0348534B2 publication Critical patent/JPH0348534B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP6007983A 1983-04-07 1983-04-07 桁上げ先見回路 Granted JPS59186042A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6007983A JPS59186042A (ja) 1983-04-07 1983-04-07 桁上げ先見回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6007983A JPS59186042A (ja) 1983-04-07 1983-04-07 桁上げ先見回路

Publications (2)

Publication Number Publication Date
JPS59186042A JPS59186042A (ja) 1984-10-22
JPH0348534B2 true JPH0348534B2 (fr) 1991-07-24

Family

ID=13131720

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6007983A Granted JPS59186042A (ja) 1983-04-07 1983-04-07 桁上げ先見回路

Country Status (1)

Country Link
JP (1) JPS59186042A (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61240330A (ja) * 1985-04-18 1986-10-25 Toshiba Corp 加算回路

Also Published As

Publication number Publication date
JPS59186042A (ja) 1984-10-22

Similar Documents

Publication Publication Date Title
US5920498A (en) Compression circuit of an adder circuit
US4851714A (en) Multiple output field effect transistor logic
US4858168A (en) Carry look-ahead technique having a reduced number of logic levels
US5016211A (en) Neural network implementation of a binary adder
US6012079A (en) Conditional sum adder using pass-transistor logic and integrated circuit having the same
JP2000235479A (ja) 和・比較演算を実行するための方法および装置
Kandpal et al. Design of low power and high speed XOR/XNOR circuit using 90 nm CMOS technology
CA1282176C (fr) Additionneur cmos rapide
US6308195B1 (en) 4-2 compressor circuit and voltage holding circuit for use in 4-2 compressor circuit
US4675838A (en) Conditional-carry adder for multibit digital computer
US6003059A (en) Carry select adder using two level selectors
US4802112A (en) MOS transistor circuit
JPH0348534B2 (fr)
JP2992588B2 (ja) 加算回路
US7395307B2 (en) Carry look-ahead circuit and adder using same
Roberts et al. Design and Analysis of Improved Low Power and High-Speed N-Bit Adder
US20020188642A1 (en) Fast CMOS adder with null-carry look-ahead
JP3663186B2 (ja) 部分積生成回路および乗算器
KR100520591B1 (ko) 가산회로및그레이아웃구조
KR940010670B1 (ko) 감산기
KR920010994B1 (ko) 병렬승산기의 중간연산방식 및 그 회로
KR20240154553A (ko) 낮은 트랜지스터 카운트의 이진 가산기들
JPH04227534A (ja) アレイ乗算器
JPS63193229A (ja) 加算回路
JP2000163251A (ja) 加算器