JPH0353660B2 - - Google Patents

Info

Publication number
JPH0353660B2
JPH0353660B2 JP59044022A JP4402284A JPH0353660B2 JP H0353660 B2 JPH0353660 B2 JP H0353660B2 JP 59044022 A JP59044022 A JP 59044022A JP 4402284 A JP4402284 A JP 4402284A JP H0353660 B2 JPH0353660 B2 JP H0353660B2
Authority
JP
Japan
Prior art keywords
address
data
request
buffer memory
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59044022A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60189553A (ja
Inventor
Makoto Kishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59044022A priority Critical patent/JPS60189553A/ja
Publication of JPS60189553A publication Critical patent/JPS60189553A/ja
Publication of JPH0353660B2 publication Critical patent/JPH0353660B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP59044022A 1984-03-09 1984-03-09 バッファメモリ制御方法 Granted JPS60189553A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59044022A JPS60189553A (ja) 1984-03-09 1984-03-09 バッファメモリ制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59044022A JPS60189553A (ja) 1984-03-09 1984-03-09 バッファメモリ制御方法

Publications (2)

Publication Number Publication Date
JPS60189553A JPS60189553A (ja) 1985-09-27
JPH0353660B2 true JPH0353660B2 (fr) 1991-08-15

Family

ID=12680034

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59044022A Granted JPS60189553A (ja) 1984-03-09 1984-03-09 バッファメモリ制御方法

Country Status (1)

Country Link
JP (1) JPS60189553A (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63257854A (ja) * 1987-04-15 1988-10-25 Nec Corp Ｌｒｕメモリ障害検出回路
JPWO2007096998A1 (ja) * 2006-02-24 2009-07-09 富士通株式会社 キャッシュメモリ装置およびキャッシュメモリ制御方法

Also Published As

Publication number Publication date
JPS60189553A (ja) 1985-09-27

Similar Documents

Publication Publication Date Title
US7376877B2 (en) Combined tag and data ECC for enhanced soft error recovery from cache tag errors
US6304992B1 (en) Technique for correcting single-bit errors in caches with sub-block parity bits
US5659678A (en) Fault tolerant memory
US6480975B1 (en) ECC mechanism for set associative cache array
US5267242A (en) Method and apparatus for substituting spare memory chip for malfunctioning memory chip with scrubbing
EP0139124A2 (fr) Dispositif et méthode pour la correction automatique d'une erreur hard double survenant dans une mémoire d'un système à calculateur et pour assurer que ladite erreur ne se reproduire jamais plus
US20080301531A1 (en) Fault tolerant encoding of directory states for stuck bits
US20090164727A1 (en) Handling of hard errors in a cache of a data processing apparatus
US6108753A (en) Cache error retry technique
JP3851093B2 (ja) データ転送方法及びデータ処理システム
US6681299B1 (en) Cache-tag control method in information processing apparatus having cache, with error checking mechanism in cache tag, and information processing apparatus using this control method
US20060031708A1 (en) Method and apparatus for correcting errors in a cache array
US20040078735A1 (en) Flexible method for satisfying complex system error handling requirements via error promotion/demotion
US6035436A (en) Method and apparatus for fault on use data error handling
US6631489B2 (en) Cache memory and system with partial error detection and correction of MESI protocol
JPS63184146A (ja) 情報処理装置
JP2005302027A (ja) 自律的エラー回復方法、システム、キャッシュ、およびプログラム・ストレージ装置（メモリ装置のための自律的エラー回復のための方法、システム、およびプログラム）
US7689891B2 (en) Method and system for handling stuck bits in cache directories
JPH05165719A (ja) メモリアクセス処理装置
JPS60189553A (ja) バッファメモリ制御方法
EP0128353A2 (fr) Recouvrement d'erreur dans une antémémoire non inscriptible au travers
JPS61112259A (ja) キヤツシユメモリ装置の制御方式
JPS6044709B2 (ja) バツフアリトライ方式
JPH04273348A (ja) キャッシュ・メモリ
JPS63271555A (ja) 記憶制御方式