JPH0367341B2 - - Google Patents
Info
- Publication number
- JPH0367341B2 JPH0367341B2 JP60053848A JP5384885A JPH0367341B2 JP H0367341 B2 JPH0367341 B2 JP H0367341B2 JP 60053848 A JP60053848 A JP 60053848A JP 5384885 A JP5384885 A JP 5384885A JP H0367341 B2 JPH0367341 B2 JP H0367341B2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- supply line
- block
- line
- cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/18—Packaging or power distribution
- G06F1/189—Power distribution
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60053848A JPS61212039A (ja) | 1985-03-18 | 1985-03-18 | 半導体集積回路の配線方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60053848A JPS61212039A (ja) | 1985-03-18 | 1985-03-18 | 半導体集積回路の配線方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61212039A JPS61212039A (ja) | 1986-09-20 |
| JPH0367341B2 true JPH0367341B2 (fr) | 1991-10-22 |
Family
ID=12954186
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60053848A Granted JPS61212039A (ja) | 1985-03-18 | 1985-03-18 | 半導体集積回路の配線方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61212039A (fr) |
-
1985
- 1985-03-18 JP JP60053848A patent/JPS61212039A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61212039A (ja) | 1986-09-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5140184A (en) | Clock feeding circuit and clock wiring system | |
| JPS5823948B2 (ja) | 半導体チツプ | |
| US6246277B1 (en) | Semiconductor integrated circuit device | |
| EP0601094A4 (fr) | Reseau et cellule logique programmable. | |
| US5422441A (en) | Master slice integrated circuit having a reduced chip size and a reduced power supply noise | |
| JP3672889B2 (ja) | 半導体集積回路とそのレイアウト方法 | |
| CN115758980B (zh) | 一种基于自动串链脚本的低功耗物理设计布局方法 | |
| US4593205A (en) | Macrocell array having an on-chip clock generator | |
| JP2693564B2 (ja) | シングル・レベル・マルチプレクサ | |
| CA1232354A (fr) | Memoire a semiconducteur | |
| JPH0358184B2 (fr) | ||
| JPH0736517B2 (ja) | 冗長回路 | |
| EP0090186B1 (fr) | Circuit logique complémentaire | |
| JPH0367341B2 (fr) | ||
| US5694328A (en) | Method for designing a large scale integrated (LSI) layout | |
| JPH0511555U (ja) | メモリ論理アレイ回路 | |
| JPS58166743A (ja) | マスタ−スライス基板 | |
| US5900742A (en) | Interface cell for a programmable integrated circuit employing antifuses | |
| JPH04305960A (ja) | 半導体装置 | |
| US6980029B1 (en) | Programmable integrated circuit architecture | |
| JP2671537B2 (ja) | 半導体集積回路 | |
| JPS62180594A (ja) | 半導体記憶装置 | |
| JPH09153551A (ja) | 半導体装置 | |
| JPS63232352A (ja) | マスタスライス方式半導体集積回路装置 | |
| JPS6028243A (ja) | マクロセルアレイ |