JPH0420169U - - Google Patents
Info
- Publication number
- JPH0420169U JPH0420169U JP5861190U JP5861190U JPH0420169U JP H0420169 U JPH0420169 U JP H0420169U JP 5861190 U JP5861190 U JP 5861190U JP 5861190 U JP5861190 U JP 5861190U JP H0420169 U JPH0420169 U JP H0420169U
- Authority
- JP
- Japan
- Prior art keywords
- flip
- flop
- gate
- register circuit
- closes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Microcomputers (AREA)
Description
第１図はこの考案によるレジスタ回路の一実施
例を示す回路図、第２図は第１図の動作説明に供
する各部の波形を示すタイムチヤート、第３図は
ＣＰＵ周辺の回路構成例を示すブロツク図、第４
図は従来のレジスタ回路の一例を示す回路図であ
る。
１５，１８……フリツプフロツプ、１９……Ｏ
Ｒゲート。
Fig. 1 is a circuit diagram showing an embodiment of the register circuit according to this invention, Fig. 2 is a time chart showing waveforms of various parts to explain the operation of Fig. 1, and Fig. 3 shows an example of the circuit configuration around the CPU. Block diagram, 4th
The figure is a circuit diagram showing an example of a conventional register circuit. 15, 18...flipflop, 19...O
R gate.
Claims (1)
、この第１のフリツプフロツプを一度書きにする
ためクロツク入力パルスの制御をするＯＲゲート
と、このＯＲゲートの開閉を行う第２のフリツプ
フロツプとを備えてなることを特徴とするレジス
タ回路。 A first flip-flop that latches data, an OR gate that controls a clock input pulse to write data to the first flip-flop once, and a second flip-flop that opens and closes the OR gate. Characteristic register circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5861190U JPH0420169U (en) | 1990-06-01 | 1990-06-01 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5861190U JPH0420169U (en) | 1990-06-01 | 1990-06-01 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0420169U true JPH0420169U (en) | 1992-02-20 |
Family
ID=31584381
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5861190U Pending JPH0420169U (en) | 1990-06-01 | 1990-06-01 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0420169U (en) |
-
1990
- 1990-06-01 JP JP5861190U patent/JPH0420169U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59177235U (en) | Pulse width delay circuit | |
| JPH0216617U (en) | ||
| JPS6028723U (en) | metal mirror | |
| JPH02108438U (en) | ||
| JPS5866434U (en) | Operation board | |
| JPS6087658U (en) | L type wrench | |
| JPS6344265U (en) | ||
| JPS6320623U (en) | ||
| JPS6091073U (en) | pillow with alarm clock | |
| JPH0369931U (en) | ||
| JPS59128909U (en) | nail | |
| JPS59175592U (en) | makeup opening frame | |
| JPH0480131U (en) | ||
| JPH0455646U (en) | ||
| JPS6338420U (en) | ||
| JPS6024598U (en) | push pin | |
| JPS6085440U (en) | Digital temperature compensated piezoelectric oscillator | |
| JPS59133213U (en) | medicine box | |
| JPS5865907U (en) | Goby | |
| JPS6013535U (en) | Data imprint control device | |
| JPS5871800U (en) | Piezoelectric buzzer drive device | |
| JPS5847194U (en) | electronic clock | |
| JPS5828441U (en) | Constant generator circuit | |
| JPS6115834U (en) | flip-flop circuit | |
| JPS59160277U (en) | Finger satsuku |