JPH043462A - Semiconductor resistance element - Google Patents
Semiconductor resistance elementInfo
- Publication number
- JPH043462A JPH043462A JP2103854A JP10385490A JPH043462A JP H043462 A JPH043462 A JP H043462A JP 2103854 A JP2103854 A JP 2103854A JP 10385490 A JP10385490 A JP 10385490A JP H043462 A JPH043462 A JP H043462A
- Authority
- JP
- Japan
- Prior art keywords
- diffusion
- diffusing
- windows
- region
- diffused
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
【発明の詳細な説明】 [産業上の利用分野] 本発明は、半導体抵抗素子、特に高抵抗素子に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to semiconductor resistance elements, particularly high resistance elements.
〔従来の技術1
半導体抵抗素子は、−導電型の半導体基板に逆導電型の
不純物を拡散した拡散領域を抵抗体として用い、この拡
散領域に電極端子を設けて、半導体抵抗素子としている
。ここで、半導体基板とはエピタキシアル層を含む意味
の基板である。[Prior Art 1] A semiconductor resistance element uses, as a resistor, a diffusion region in which an impurity of the opposite conductivity type is diffused into a negative conductivity type semiconductor substrate, and an electrode terminal is provided in this diffusion region to form a semiconductor resistance element. Here, the semiconductor substrate is a substrate including an epitaxial layer.
第5図、第6図はその1例を示す平面図、およびC−C
断面図である。N型半導体基板1にP型不純物を選択拡
散して、層抵抗200〜300Ω/口の拡散領域5を形
成後、新たに形成した絶縁膜2′に設けたコンタクト穴
6に電極7を設けている。この電極7が抵抗端子になる
。なお、図で3は拡散領域5を形成する際の拡散窓のパ
ターン境界を示す。Figures 5 and 6 are plan views showing one example, and C-C
FIG. After selectively diffusing P-type impurities into the N-type semiconductor substrate 1 to form a diffusion region 5 with a layer resistance of 200 to 300 Ω/hole, an electrode 7 is provided in the contact hole 6 formed in the newly formed insulating film 2'. There is. This electrode 7 becomes a resistance terminal. In addition, in the figure, 3 indicates a pattern boundary of a diffusion window when forming the diffusion region 5.
[発明が解決しようとする課題1
上述した抵抗素子は、選択拡散による拡散領域を抵抗体
として使用するので、拡散の濃度プロファイルの関係か
らその層抵抗は200〜300Ω/口といった限定され
た領域しかとれない。そのため高抵抗素子を得るために
は、抵抗幅を挾くするか、抵抗長を長くしなければなら
ない。しかし抵抗幅は製造上、最小5μm程度までであ
って、この幅で長さを太き(することによっていた。そ
の結果、高抵抗素子を多数必要とする半導体装置では、
抵抗素子の占有面積によりどうしても所要面積が大とな
る欠点があった。[Problem to be Solved by the Invention 1] Since the above-mentioned resistance element uses a diffusion region by selective diffusion as a resistor, its layer resistance is limited to only a limited region of 200 to 300 Ω/hole due to the concentration profile of diffusion. Can not be removes. Therefore, in order to obtain a high resistance element, the resistance width must be reduced or the resistance length must be increased. However, due to manufacturing reasons, the resistance width is limited to a minimum of about 5 μm, and the length is increased within this width.As a result, in semiconductor devices that require a large number of high-resistance elements,
The disadvantage is that the area required is inevitably large due to the area occupied by the resistive element.
本発明の目的は、上記の欠点を除去し、占有面積の小さ
い、高抵抗の半導体抵抗素子を提供することにある。SUMMARY OF THE INVENTION An object of the present invention is to eliminate the above-mentioned drawbacks and provide a high-resistance semiconductor resistance element that occupies a small area.
1課題を解決するための手段〕
本発明による半導体抵抗素子は、抵抗体として半導体基
板上に選択拡散により形成した拡散領域を用いるもので
あるが、この拡散領域は、半導体基板上の絶縁膜に互い
に分離して形成された、複数の拡散窓からの拡散によっ
て生成された各拡散領域が、拡散時の横方向拡散により
、それぞれ隣接拡散領域と結合することで一体に形成さ
れたものである。1. Means for Solving the Problem] A semiconductor resistance element according to the present invention uses a diffusion region formed on a semiconductor substrate by selective diffusion as a resistor, and this diffusion region is formed on an insulating film on the semiconductor substrate. Each diffusion region generated by diffusion from a plurality of diffusion windows formed separately from each other is integrally formed by combining with each adjacent diffusion region by lateral diffusion during diffusion.
[作 用 ]
分離された複数の拡散窓の相互間の隣接した間隔を適宜
にとることにより、拡散時の横方向拡散により隣接した
拡散領域を互いに連結することができる。連結部分は、
拡散先端部であるから不純物濃度が低い。したがって一
体に形成された拡散領域を抵抗体とした場合にこの部分
は高い抵抗成分となる。[Function] By appropriately setting adjacent intervals between the plurality of separated diffusion windows, adjacent diffusion regions can be connected to each other by lateral diffusion during diffusion. The connecting part is
Since it is at the diffusion tip, the impurity concentration is low. Therefore, if the integrally formed diffusion region is used as a resistor, this portion will have a high resistance component.
[実施例]
以下、図面を参照して、本発明の実施例につき説明する
。第1図は第1実施例の平面図、第2図は第1図のA−
A断面図である。N型半導体基板1に、絶縁膜2を形成
後、2つの矩形の拡散窓3A、3Bを間隔4として4〜
6μmあけてエツチングにより形成する。そしてP型不
純物を拡散すると、図示のように2つの拡散領域5A、
5Bは横方向の拡散によってほぼ間隔4の中央で交差す
る。この交差は、拡散接合の表面からの深さの2倍以下
に間隔4をとることによって実現できる。この交差領域
は、拡散窓3A、3Bの位置より外側に横方向に拡散し
た領域であって、拡散プロファイルで、濃度がかなり低
下した領域になるので、拡散領域5A。[Examples] Examples of the present invention will be described below with reference to the drawings. Fig. 1 is a plan view of the first embodiment, and Fig. 2 is A-A in Fig. 1.
It is an A sectional view. After forming the insulating film 2 on the N-type semiconductor substrate 1, the two rectangular diffusion windows 3A and 3B are spaced 4 to 4.
Formed by etching with a gap of 6 μm. Then, when the P-type impurity is diffused, two diffusion regions 5A,
5B intersect approximately at the center of interval 4 due to lateral diffusion. This intersection can be achieved by setting the distance 4 to be less than twice the depth from the surface of the diffusion bond. This intersection region is a region that is laterally diffused outward from the positions of the diffusion windows 3A and 3B, and is a region where the concentration is considerably reduced in the diffusion profile, so it is a diffusion region 5A.
5Bを200〜30口Ω/口で形成したときに、この部
分の層抵抗は局所的に2にΩ〜IOKΩ/口程度になる
。When 5B is formed with a resistance of 200 to 30Ω/hole, the layer resistance of this portion locally becomes about 2Ω to IOKΩ/hole.
2つの拡散領域5A、5Bは結合された一体の拡散領域
を形成し、図示のように新たに形成した絶縁膜2′にコ
ンタクト八6を設け、電極7をこの部分にパターニング
して形成する。The two diffusion regions 5A and 5B are combined to form an integral diffusion region, and as shown in the figure, a contact 86 is provided in the newly formed insulating film 2', and an electrode 7 is formed by patterning in this portion.
2つの電極7間の抵抗値は交差領域8が、抵抗体中の高
抵抗部となり、拡散窓3A、3Bのそれぞれの外側端の
間の距離をそれ程長くしないでも、抵抗体として高抵抗
をうることができる。The resistance value between the two electrodes 7 is such that the crossing region 8 becomes a high resistance part in the resistor, and a high resistance can be obtained as a resistor even if the distance between the outer ends of the diffusion windows 3A and 3B is not very long. be able to.
上記の実施例では交差領域8は1個であるが、この個数
を複数個とすることができる。第2実施例として、3個
の拡散窓を設け、交差領域を2個とした例を第3図、第
4図に示す。第3図はその平面図、第4図は第3図のB
−B断面図である。交差領域8が2個直列に接続され、
−段と高い抵抗値をうることができる。In the above embodiment, there is one intersection region 8, but this number can be made into a plurality. As a second embodiment, an example in which three diffusion windows are provided and the number of intersection regions is two is shown in FIGS. 3 and 4. Figure 3 is its plan view, Figure 4 is B of Figure 3.
-B sectional view. Two crossing regions 8 are connected in series,
-A much higher resistance value can be obtained.
〔発明の効果]
以上説明したように、選択拡散により形成した拡散領域
を抵抗体とする半導体抵抗素子において、選択拡散領域
を2個以上設け、隣接した拡散領域間が、拡散時の横方
向拡散により交差して結合させ、一体の抵抗体を形成し
ている。[Effects of the Invention] As explained above, in a semiconductor resistance element in which a resistor is a diffusion region formed by selective diffusion, two or more selective diffusion regions are provided, and the distance between adjacent diffusion regions is reduced by lateral diffusion during diffusion. The resistors are crossed and connected to form an integrated resistor.
この結合部分は高抵抗をもつ。したがって、半導体抵抗
素子の電極間に、前記の高抵抗の結合部分が含まれるの
で、電極間の距離をそれ程大きくとらなくても、容易に
高抵抗をうることができる。これにより、高抵抗素子を
多数含むような半導体装置では、抵抗素子の占有面積を
減らし、装置の小型化が可能になる。This joint has high resistance. Therefore, since the above-mentioned high-resistance coupling portion is included between the electrodes of the semiconductor resistance element, high resistance can be easily obtained without requiring a very large distance between the electrodes. As a result, in a semiconductor device including a large number of high resistance elements, the area occupied by the resistance elements can be reduced and the size of the device can be reduced.
第1図、第2図は本発明の第1実施例の平面図、および
断面図、第3図、第4図は第2実施例の平面図、および
断面図、第5図、第6図は従来例の平面図、および断面
図である。
l・・・半導体基板、 2−・・絶縁膜、3A、
3B−・・拡散窓、
4 ・・・
(3A。
3B間の)
間隔、
5A。
B・・・拡散領域、
7・・・電極、
8・−・交差部分。
特
許
出
願
人
山形日本電気株式会社1 and 2 are a plan view and a sectional view of the first embodiment of the present invention, FIGS. 3 and 4 are a plan view and a sectional view of the second embodiment, and FIGS. 5 and 6 1 is a plan view and a sectional view of a conventional example. l...Semiconductor substrate, 2-...Insulating film, 3A,
3B-- Diffusion window, 4... (3A. Interval between 3B), 5A. B...diffusion region, 7...electrode, 8...crossing portion. Patent applicant Yamagata NEC Co., Ltd.
Claims (1)
型の不純物を拡散して形成した拡散領域を抵抗体として
用いる半導体抵抗素子において、半導体基板上の絶縁膜
に互いに分離して形成された、複数の拡散窓からの拡散
によって生成された各拡散領域が、拡散時の横方向拡散
により、それぞれ隣接拡散領域と結合することで一体に
形成されていて、この一体に形成された拡散領域を抵抗
体として用いることを特徴とする半導体抵抗素子。In a semiconductor resistance element that uses, as a resistor, a diffusion region formed by diffusing an impurity of a conductivity type different from the conductivity type on a semiconductor substrate of one conductivity type, the elements are formed separately from each other in an insulating film on the semiconductor substrate. , each diffusion region generated by diffusion from a plurality of diffusion windows is integrally formed by combining with each adjacent diffusion region by lateral diffusion during diffusion, and this integrally formed diffusion region is A semiconductor resistance element characterized by being used as a resistor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2103854A JPH043462A (en) | 1990-04-19 | 1990-04-19 | Semiconductor resistance element |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2103854A JPH043462A (en) | 1990-04-19 | 1990-04-19 | Semiconductor resistance element |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH043462A true JPH043462A (en) | 1992-01-08 |
Family
ID=14365031
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2103854A Pending JPH043462A (en) | 1990-04-19 | 1990-04-19 | Semiconductor resistance element |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH043462A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0593051U (en) * | 1992-05-20 | 1993-12-17 | 沖電気工業株式会社 | Semiconductor pressure sensor |
| KR100809627B1 (en) * | 2007-03-09 | 2008-03-05 | 정은석 | Flush Type Sprinkler Head |
-
1990
- 1990-04-19 JP JP2103854A patent/JPH043462A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0593051U (en) * | 1992-05-20 | 1993-12-17 | 沖電気工業株式会社 | Semiconductor pressure sensor |
| KR100809627B1 (en) * | 2007-03-09 | 2008-03-05 | 정은석 | Flush Type Sprinkler Head |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4500900A (en) | Emitter ballast resistor configuration | |
| US5557139A (en) | Buried base vertical bipolar power transistor with improved current gain and operation area | |
| JP2801801B2 (en) | PIN diode | |
| US5204735A (en) | High-frequency semiconductor device having emitter stabilizing resistor and method of manufacturing the same | |
| US5844285A (en) | Body contact structure for semiconductor device | |
| JP2504498B2 (en) | Semiconductor device | |
| JP2513813B2 (en) | Programmable semiconductor cell structure | |
| KR0180537B1 (en) | Semiconductor device | |
| JP3152561B2 (en) | Semiconductor integrated circuit | |
| KR920007784B1 (en) | High feequency semiconductor with emitter stabilized resistor and its manufacturing method | |
| JP3204376B2 (en) | Semiconductor integrated circuit device and method of manufacturing the same | |
| KR20080084201A (en) | A resistive structure of a semiconductor device and a method of forming the same. | |
| JPS5812343A (en) | Semiconductor device | |
| JPH01298746A (en) | Semiconductor device and manufacture of the same | |
| JPH04144164A (en) | Semiconductor device | |
| JPH0677237A (en) | Planar diode manufacturing method | |
| JPH04130658A (en) | Polycrystalline silicon resistor for semiconductor device | |
| JPH04208517A (en) | Semiconductor device | |
| JPS63204756A (en) | Semiconductor integrated circuit device | |
| JPH01152756A (en) | Semiconductor integrated circuit device | |
| JPH07202167A (en) | Semiconductor device | |
| JPH0462465B2 (en) | ||
| JPS62183159A (en) | Semiconductor device | |
| JPS61176147A (en) | Manufacture of semiconductor device | |
| JPH05211295A (en) | Semiconductor integrated circuit |