JPH0442954A - Plastic pin grid array with dam and manufacture thereof - Google Patents
Plastic pin grid array with dam and manufacture thereofInfo
- Publication number
- JPH0442954A JPH0442954A JP2147660A JP14766090A JPH0442954A JP H0442954 A JPH0442954 A JP H0442954A JP 2147660 A JP2147660 A JP 2147660A JP 14766090 A JP14766090 A JP 14766090A JP H0442954 A JPH0442954 A JP H0442954A
- Authority
- JP
- Japan
- Prior art keywords
- dam
- grid array
- bonding agent
- pin grid
- height
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
【発明の詳細な説明】
(産業上の利用分m>
本発明はダム付プラスチックピングリッドアレイ及びそ
の製造法に関する。DETAILED DESCRIPTION OF THE INVENTION (Industrial Application m) The present invention relates to a plastic pin grid array with a dam and a method for manufacturing the same.
(従来の技術)
従来、ダム付プラスチックピングリッドアレイ(以下ビ
ングリッドアレイとする)に設けられているダム(段付
部)は、第3図に示すようにプラスチック製の基板1と
該基板lと同材質の基材4とをプリプレグ5を介して製
造するか又は第4r!IAに示すようにプラスチック製
の基板1とアルミニウム、エポキシレジン等の基材6と
を!I着剤3で接着して製造していた。第3図及び腑4
図において9はダムでるる。(Prior Art) Conventionally, a dam (stepped portion) provided in a plastic pin grid array with a dam (hereinafter referred to as a bin grid array) has a plastic substrate 1 and a plastic substrate 1, as shown in FIG. and the base material 4 made of the same material through the prepreg 5, or the 4th r! As shown in IA, a plastic substrate 1 and a base material 6 such as aluminum or epoxy resin! It was manufactured by adhering with I adhesive 3. Figure 3 and explanation 4
In the figure, 9 is the dam.
ダムを設けることによや、後工程のチップ(ICなど)
コート剤(チップ保饅剤)流入時の流出が防止できる。By providing a dam, it is also possible to install chips (IC, etc.) in post-processing.
It is possible to prevent the coating agent (chip preservation agent) from flowing out when it flows in.
(発明が解決しようとする課@)
しかしながら上記に示す方法では2種類の部材を固定さ
せなければならないため技術的な問題がめった。(Problem to be solved by the invention @) However, the method described above often poses technical problems because two types of members must be fixed.
例えば2種類の部材を圧着させるとき接着剤中にボイド
が発生し、これによる信頼性の低下が大きな問題となる
事がめった。For example, when two types of members are pressure-bonded, voids are generated in the adhesive, and the resulting reduction in reliability has rarely been a major problem.
また製造工程が複雑でらると共Ke!用する材料により
製造コストが高いという欠点が6つfF−0本発明は上
記のような欠点のないビングリッドアレイ及び七〇S造
法を提供することを目的とするものでるる。Also, if the manufacturing process is complicated, Ke! fF-0 has six drawbacks, including high manufacturing costs depending on the materials used.The object of the present invention is to provide a bin grid array and a 70S manufacturing method that do not have the above-mentioned drawbacks.
(課題を解決する九めの手段)
本発明は基板の上面に高さが0.5〜2mの接着剤硬化
物のダムを形成してなるピングリッドアレイ及び基板の
上面に接着剤を塗布し、ついで接着剤を硬化して高さが
0.5〜2mのダムを形成するビングリッドアレイの製
造法に関する。(Ninth Means for Solving the Problems) The present invention includes a pin grid array formed by forming a dam of cured adhesive with a height of 0.5 to 2 m on the upper surface of the substrate, and an adhesive applied to the upper surface of the substrate. , relates to a method of manufacturing bin grid arrays, in which the adhesive is then cured to form a dam with a height of 0.5 to 2 m.
本発明において用いられる接着剤としては、シリコーン
系の接着材を用いることが好ましい。As the adhesive used in the present invention, it is preferable to use a silicone adhesive.
ダムの高さは0.5〜2 mmの範囲とされ、0.5m
未満であるとチップコート剤流入時の流出を防止するこ
とができず、また2gamを越えるとワイヤーボンディ
ングが困難であるという欠点が生じる。The height of the dam should be in the range of 0.5 to 2 mm, with a maximum of 0.5 m.
If it is less than 2 gams, it will not be possible to prevent the chip coating agent from flowing out when it flows in, and if it exceeds 2 gams, there will be a drawback that wire bonding will be difficult.
(実施例) 以下本発明の詳細な説明する。(Example) The present invention will be explained in detail below.
実施例1
第1図に示すようにプラスチック族の基板1の上面の所
定の箇所に、主剤及び硬化剤を均一に混線し、その後十
分に脱泡したシリコーン接着剤(信越シリコーン製、K
JR9050)をデイスペンサ2を用いて塗布した。な
おデイスペンサ2Fi。Example 1 As shown in FIG. 1, the base resin and curing agent were uniformly mixed at a predetermined location on the upper surface of a plastic substrate 1, and then a sufficiently degassed silicone adhesive (manufactured by Shin-Etsu Silicone, K.
JR9050) was applied using dispenser 2. In addition, Dispenser 2Fi.
空気圧aoxio’p息、ノズル径l±0.5m111
e塗布スピ一ド20±10m/秒及び第1図に示す距離
d(ノズルデイスタンス)1.2■の条件で運転した。Air pressure aoxio'p breath, nozzle diameter l±0.5m111
The operation was carried out under the conditions of a coating speed of 20±10 m/sec and a distance d (nozzle distance) of 1.2 mm as shown in FIG.
次に80℃で60分間加熱し、さらに150℃で60分
間加熱して該シリコーン接着剤を硬化させ、第2図に示
すように高さ1.0閣及び幅3.0■のダム7を設けた
ピングリッドアレイを得た。第1図において8はデイス
ペンサノズルである。Next, the silicone adhesive was heated at 80°C for 60 minutes and then at 150°C for 60 minutes to harden the silicone adhesive, forming a dam 7 with a height of 1.0 cm and a width of 3.0 cm as shown in FIG. A pin grid array was obtained. In FIG. 1, 8 is a dispenser nozzle.
なおダムの高さは、第1図に示す距離d(ノズルデイス
タンス)を第2図に示す希望するダム高さ7に対し、d
=/+(0,1〜0.3■)として制御した。The height of the dam is determined by changing the distance d (nozzle distance) shown in Figure 1 to the desired dam height 7 shown in Figure 2.
It was controlled as =/+(0.1 to 0.3■).
得られたビングリッドアレイの外観を観察したところダ
ム中にボイドなどの発生は見られなかった。When the appearance of the obtained bin grid array was observed, no voids were observed in the dam.
実施例2 実施例1で用いたシリコーン接着剤に代えて。Example 2 Instead of the silicone adhesive used in Example 1.
東芝シリコーン製の商品名T8E3212のシリコーン
接着剤を用いた以外は、実施例1と同様の工程を経て、
高さα9m及び幅311mのダムを設けたピングリッド
アレイを得た。The same steps as in Example 1 were followed except that a silicone adhesive manufactured by Toshiba Silicone under the trade name T8E3212 was used.
A pin grid array with a dam having a height α of 9 m and a width of 311 m was obtained.
得られたピングリントアレイの外観を観察したところダ
ム中にボイドなどの発生は見られなかつ念。When we observed the appearance of the obtained pin lint array, we found that no voids were observed in the dam.
(発明の効果)
本発明によれば基板の上面に接着剤を塗布するだけでダ
ムを設けることができ、製造工程が短縮できると共にダ
ム中にボイドなどが生ぜず信頼性の高いダム付きビング
リッドアレイを製造することができる−0(Effects of the Invention) According to the present invention, a dam can be provided by simply applying an adhesive to the top surface of a substrate, thereby shortening the manufacturing process and creating a highly reliable bin grid with a dam without forming voids in the dam. Arrays can be manufactured -0
第1図は本発明の実施例になるビングリッドアレイを得
る手段を示すものでシリコーン接着剤の塗布方法を示す
正面図、第2図は本発明の実施例に−なるピングリッド
アレイの正面図、第3図及び第4図は従来のビングリッ
ドアレ・イの正面図である。
符号の説明
l・・・基板
3・・・接着剤
5・・・プリプレグ
7・・・ダム
9・・・ダム
2・・・デイスペンサ
4・・・基材
6・・・基材
8・・・デイスペンサノズルFIG. 1 is a front view showing a means for obtaining a bin grid array according to an embodiment of the present invention and shows a method of applying silicone adhesive, and FIG. 2 is a front view of a pin grid array according to an embodiment of the present invention. , 3 and 4 are front views of a conventional bin grid array. Explanation of symbols l... Substrate 3... Adhesive 5... Prepreg 7... Dam 9... Dam 2... Dispenser 4... Base material 6... Base material 8... dispenser nozzle
Claims (1)
のダムを形成してなるダム付プラスチックピングリッド
アレイ。 2、基板の上面に接着剤を塗布し、ついで接着剤を硬化
して高さが0.5〜2mmのダムを形成することを特徴
とするダム付プラスチックピングリッドアレイの製造法
。[Claims] 1. A plastic pin grid array with a dam formed by forming a dam of cured adhesive with a height of 0.5 to 2 mm on the upper surface of a substrate. 2. A method for manufacturing a plastic pin grid array with a dam, which comprises applying an adhesive to the upper surface of a substrate and then curing the adhesive to form a dam with a height of 0.5 to 2 mm.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2147660A JPH0442954A (en) | 1990-06-06 | 1990-06-06 | Plastic pin grid array with dam and manufacture thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2147660A JPH0442954A (en) | 1990-06-06 | 1990-06-06 | Plastic pin grid array with dam and manufacture thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0442954A true JPH0442954A (en) | 1992-02-13 |
Family
ID=15435389
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2147660A Pending JPH0442954A (en) | 1990-06-06 | 1990-06-06 | Plastic pin grid array with dam and manufacture thereof |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0442954A (en) |
-
1990
- 1990-06-06 JP JP2147660A patent/JPH0442954A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW421837B (en) | Method for production of semiconductor package | |
| JPS5848442A (en) | Sealing of electronic parts | |
| JPH0376630A (en) | Reinforcement of adhesive force of plastic | |
| JPS62229862A (en) | Semiconductor element mounting circuit board having sealing frame | |
| JPS5916351A (en) | Electronic circuit device and manufacture thereof | |
| JPH11145592A (en) | Method of filling through holes in circuit boards | |
| JPH03280554A (en) | Manufacture of semiconductor device | |
| JPH01243531A (en) | Semiconductor device | |
| JPS6047430A (en) | Resin sealing system of lsi | |
| JPH0951009A (en) | Resin sealing method for IC module, IC module and IC card | |
| JPS58103143A (en) | Sealing of electronic component parts | |
| JPH0249635B2 (en) | MAKIEKEISEIHO | |
| JPS59201432A (en) | Semiconductor device and manufacture thereof | |
| JPH0964078A (en) | Semiconductor package and manufacturing method thereof | |
| JPH0122143B2 (en) | ||
| JPS61179544A (en) | Manufacture of thick film hybrid integrated circuit | |
| JP2835329B2 (en) | Semiconductor element sealing method | |
| JPH08293509A (en) | Semiconductor device manufacturing method and semiconductor device using the same | |
| JP2002076198A (en) | Method for manufacturing semiconductor device | |
| TWI534914B (en) | A bonding method for chips | |
| JPH08139118A (en) | Semiconductor device and manufacturing method thereof | |
| JPH01300531A (en) | Sealing method for semiconductor element | |
| JPH11297921A5 (en) | Semiconductor device manufacturing method | |
| TW511258B (en) | Substrate-on-chip packaging process | |
| JPH04369231A (en) | Fabrication of semiconductor device |