JPH044429U - - Google Patents

Info

Publication number
JPH044429U
JPH044429U JP4335990U JP4335990U JPH044429U JP H044429 U JPH044429 U JP H044429U JP 4335990 U JP4335990 U JP 4335990U JP 4335990 U JP4335990 U JP 4335990U JP H044429 U JPH044429 U JP H044429U
Authority
JP
Japan
Prior art keywords
frequency
pulse width
circuit
output clock
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4335990U
Other languages
English (en)
Other versions
JP2537179Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990043359U priority Critical patent/JP2537179Y2/ja
Publication of JPH044429U publication Critical patent/JPH044429U/ja
Application granted granted Critical
Publication of JP2537179Y2 publication Critical patent/JP2537179Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)

Description

【図面の簡単な説明】
第１図は、この考案の周波数逓倍器の一例を示
すブロツク図、第２図は、その各部に得られるパ
ルス信号の例を示すタイムチヤート、第３図は、
従来の周波数逓倍器の一例を示すブロツク図、第
４図および第５図は、それぞれその各部に得られ
るパルス信号の例を示すタイムチヤートである。

Claims (1)

  1. 【実用新案登録請求の範囲】 原クロツクを１／Ａに分周する分周回路と、 周波数が上記分周回路の出力クロツクの周波数
    より十分低く、かつパルス幅が上記分周回路の出
    力クロツクのパルス幅より十分大きい範囲内で周
    波数およびパルス幅が変化する入力パルス信号、
    上記分周回路の出力クロツクおよび上記原クロツ
    クから、上記分周回路の出力クロツクに同期し、
    かつパルス幅が上記入力パルス信号のパルス幅に
    等しいパルス信号を得るリタイミング回路と、 このリタイミング回路の出力のパルス信号のパ
    ルス幅の期間内における上記分周回路の出力クロ
    ツクのパルス数Ｎをカウントするカウンタと、 このカウンタのカウント値によつて上記原クロ
    ツクを１／Ｎに分周する分周回路と、 を備える周波数逓倍器。
JP1990043359U 1990-04-23 1990-04-23 周波数逓倍器 Expired - Lifetime JP2537179Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990043359U JP2537179Y2 (ja) 1990-04-23 1990-04-23 周波数逓倍器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990043359U JP2537179Y2 (ja) 1990-04-23 1990-04-23 周波数逓倍器

Publications (2)

Publication Number Publication Date
JPH044429U true JPH044429U (ja) 1992-01-16
JP2537179Y2 JP2537179Y2 (ja) 1997-05-28

Family

ID=31555711

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990043359U Expired - Lifetime JP2537179Y2 (ja) 1990-04-23 1990-04-23 周波数逓倍器

Country Status (1)

Country Link
JP (1) JP2537179Y2 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4975654U (ja) * 1972-10-17 1974-07-01

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6430322A (en) * 1987-07-27 1989-02-01 Nec Corp Digital multiplier

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6430322A (en) * 1987-07-27 1989-02-01 Nec Corp Digital multiplier

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4975654U (ja) * 1972-10-17 1974-07-01

Also Published As

Publication number Publication date
JP2537179Y2 (ja) 1997-05-28

Similar Documents

Publication Publication Date Title
DE2965314D1 (de) Demodulator arrangement for diphase digitally modulated signals
JPH044429U (ja)
JPH0469926U (ja)
JPH0322432U (ja)
JPH0398531U (ja)
JPS6237443U (ja)
JPS6037932U (ja) パルスジエネレ−タ
JPH0357668U (ja)
JPH0298527U (ja)
JPH0466746U (ja)
JPS63185323U (ja)
JPH0236214U (ja)
JPS6286740U (ja)
JPH0322435U (ja)
JPH02128966U (ja)
JPH01147441U (ja)
JPH0223124U (ja)
JPS63121916U (ja)
JPS6335324U (ja)
JPS5978734U (ja) 遅延出力回路
JPH03125532U (ja)
JPH02144777U (ja)
JPH03113529U (ja)
JPS61104644U (ja)
JPS61109236U (ja)