JPH0446735U - - Google Patents
Info
- Publication number
- JPH0446735U JPH0446735U JP8934090U JP8934090U JPH0446735U JP H0446735 U JPH0446735 U JP H0446735U JP 8934090 U JP8934090 U JP 8934090U JP 8934090 U JP8934090 U JP 8934090U JP H0446735 U JPH0446735 U JP H0446735U
- Authority
- JP
- Japan
- Prior art keywords
- signal generator
- blue signal
- blue
- signal
- generating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Time-Division Multiplex Systems (AREA)
Description
第1図は本考案の一実施例を示すブロツク構成
図、第2図は北米DS3信号におけるブルーシグ
ナル検出器の一例を示すブロツク図、第3図は北
米DS3信号におけるブリーシグナル発生器の一
例を示すブロツク図である。
1……ブルーシグナル検出器、11……フレー
ム検出器、12……Cbit「0」固定検出器、
13……Data「1010」検出器、14……
AND回路、2……セレクタ(SEL)、3……
ブルーシグナル発生器、31……フレーム発生器
、32……Cbit「0」固定器、33……Da
ta「1010」発生器。
Fig. 1 is a block diagram showing an embodiment of the present invention, Fig. 2 is a block diagram showing an example of a blue signal detector for North American DS3 signals, and Fig. 3 is an example of a blue signal generator for North American DS3 signals. FIG. 1... Blue signal detector, 11... Frame detector, 12... Cbit "0" fixed detector,
13...Data "1010" detector, 14...
AND circuit, 2...Selector (SEL), 3...
Blue signal generator, 31...Frame generator, 32...Cbit "0" fixer, 33...Da
ta "1010" generator.
Claims (1)
生手段の出力信号の各フレーム中のCビツト21
個を「0」に固定する手段と、前記信号のデータ
に「1」から始まる「1010」を挿入する手段
とを備えたブルーシグナル発生器を有し、上記ブ
ルーシグナルと通常の出力信号とを外部制御信号
により選択した後に出力させる機能を有し、高次
群をDS3としたことを特徴とするブルーシグナ
ル発生器付き多重化装置。 Means for generating frames of DS3 and C bit 21 in each frame of the output signal of this generating means
The blue signal generator has a blue signal generator including means for fixing the number to "0" and means for inserting "1010" starting from "1" into the data of the signal, and A multiplexing device with a blue signal generator, which has a function of outputting after selection by an external control signal, and is characterized in that the higher order group is DS3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990089340U JP2524922Y2 (en) | 1990-08-27 | 1990-08-27 | Multiplexer with blue signal generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990089340U JP2524922Y2 (en) | 1990-08-27 | 1990-08-27 | Multiplexer with blue signal generator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0446735U true JPH0446735U (en) | 1992-04-21 |
| JP2524922Y2 JP2524922Y2 (en) | 1997-02-05 |
Family
ID=31823248
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1990089340U Expired - Lifetime JP2524922Y2 (en) | 1990-08-27 | 1990-08-27 | Multiplexer with blue signal generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2524922Y2 (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5999833A (en) * | 1982-11-29 | 1984-06-08 | Nec Corp | Failure diagnostic device of tdma system receiver |
| JPH02186280A (en) * | 1989-01-12 | 1990-07-20 | Fujitsu Ltd | Integrated circuit apparatus |
| JPH02145840U (en) * | 1989-05-10 | 1990-12-11 |
-
1990
- 1990-08-27 JP JP1990089340U patent/JP2524922Y2/en not_active Expired - Lifetime
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5999833A (en) * | 1982-11-29 | 1984-06-08 | Nec Corp | Failure diagnostic device of tdma system receiver |
| JPH02186280A (en) * | 1989-01-12 | 1990-07-20 | Fujitsu Ltd | Integrated circuit apparatus |
| JPH02145840U (en) * | 1989-05-10 | 1990-12-11 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2524922Y2 (en) | 1997-02-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5661873A (en) | Digital video signal processor | |
| JPH0446735U (en) | ||
| JPS5355016A (en) | Rhythm generating means | |
| JP3013011B2 (en) | Buffer circuit | |
| JPH044469U (en) | ||
| JPS6326136A (en) | Data signal conversion system | |
| JPS5970036A (en) | Optical transmission multi-drop receiver | |
| JPS5823479U (en) | Signal processing circuit for line sequential imaging signals | |
| JPS6370761U (en) | ||
| JPS6013497U (en) | multi alarm clock | |
| JPS62135257U (en) | ||
| JPS5935038B2 (en) | automatic broadcasting device | |
| JPS63163067U (en) | ||
| JPH0228179U (en) | ||
| JPS5882069U (en) | Television receiver synchronization separation circuit | |
| JPS6142177U (en) | Video signal transmission circuit | |
| JPH02125547A (en) | Loop network system | |
| JPH0265431A (en) | Cyclic redundancy check system | |
| JPH01133880U (en) | ||
| JPS5970241U (en) | Printer switching device | |
| JPH0425889A (en) | Image display circuit | |
| JPS6310675U (en) | ||
| JPH0348979U (en) | ||
| JPH02133062U (en) | ||
| JPH0165556U (en) |