JPH0446740U - - Google Patents
Info
- Publication number
- JPH0446740U JPH0446740U JP8860290U JP8860290U JPH0446740U JP H0446740 U JPH0446740 U JP H0446740U JP 8860290 U JP8860290 U JP 8860290U JP 8860290 U JP8860290 U JP 8860290U JP H0446740 U JPH0446740 U JP H0446740U
- Authority
- JP
- Japan
- Prior art keywords
- buffer memory
- received data
- control device
- clock signal
- transmitted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004044 response Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Bus Control (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990088602U JP2588514Y2 (ja) | 1990-08-24 | 1990-08-24 | 通信制御装置 |
| EP91114022A EP0473059B1 (en) | 1990-08-22 | 1991-08-21 | Communication control system |
| DE69132236T DE69132236T2 (de) | 1990-08-22 | 1991-08-21 | Übertragungssteuerungssystem |
| US08/316,830 US5430844A (en) | 1990-08-22 | 1994-10-03 | Communication control system for transmitting, from one data processing device to another, data along with an identification of the address at which the data is to be stored upon reception |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990088602U JP2588514Y2 (ja) | 1990-08-24 | 1990-08-24 | 通信制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0446740U true JPH0446740U (da) | 1992-04-21 |
| JP2588514Y2 JP2588514Y2 (ja) | 1999-01-13 |
Family
ID=31821950
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1990088602U Expired - Fee Related JP2588514Y2 (ja) | 1990-08-22 | 1990-08-24 | 通信制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2588514Y2 (da) |
-
1990
- 1990-08-24 JP JP1990088602U patent/JP2588514Y2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2588514Y2 (ja) | 1999-01-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6421443U (da) | ||
| JPS6034648U (ja) | マイクロコンピユータにおけるメモリ・ページング・システム | |
| JPH0446740U (da) | ||
| JPH01173857U (da) | ||
| JPS6446840U (da) | ||
| JPH0452252U (da) | ||
| JPH02149448U (da) | ||
| JPS62158566U (da) | ||
| JPH01125637U (da) | ||
| JPH0353056U (da) | ||
| JPS61164551U (da) | ||
| JPH0181794U (da) | ||
| JPH0184152U (da) | ||
| JPH0324765U (da) | ||
| JPS61128748U (da) | ||
| JPH0458766U (da) | ||
| JPH03117953U (da) | ||
| JPS60640U (ja) | Ｄｍａ処理とプログラム計測モ−ドの並行処理システム | |
| JPH0256693B2 (da) | ||
| JPS63171846U (da) | ||
| JPH0377544U (da) | ||
| JPH0865316A (ja) | データ送受信装置 | |
| JPS6330048U (da) | ||
| JPS59118048U (ja) | 双方向ダイレクトメモリアクセス転送回路 | |
| JPS6168586U (da) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |