JPH0448644U - - Google Patents

Info

Publication number
JPH0448644U
JPH0448644U JP9094890U JP9094890U JPH0448644U JP H0448644 U JPH0448644 U JP H0448644U JP 9094890 U JP9094890 U JP 9094890U JP 9094890 U JP9094890 U JP 9094890U JP H0448644 U JPH0448644 U JP H0448644U
Authority
JP
Japan
Prior art keywords
semiconductor layer
conductivity type
predetermined
predetermined region
diffusion depth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9094890U
Other languages
Japanese (ja)
Other versions
JP2537899Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9094890U priority Critical patent/JP2537899Y2/en
Publication of JPH0448644U publication Critical patent/JPH0448644U/ja
Application granted granted Critical
Publication of JP2537899Y2 publication Critical patent/JP2537899Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Thyristors (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図Aは、本考案の一実施例の半導体装置の
平面図、第1図Bは、同実施例の半導体装置のB
−B線に沿う断面図、第2図は、同実施例の半導
体装置の作用を示す説明図、第3図Aは、本考案
の他の実施例の半導体装置の平面図、第3図Bは
、同他の実施例の半導体装置のB−B線に沿う断
面図、第4図は、従来の半導体装置を示す断面図
、第5図は、同従来の半導体装置の問題点を示す
断面図である。 10……NB層、11……Pガードリング層、
12……Pガードリング層、13,14……PB
層、15,16……NE層、17……T電極、
18……T電極、20,30……半導体装置、
21,22……PB層、21a……PB層の凸状
部。
FIG. 1A is a plan view of a semiconductor device according to an embodiment of the present invention, and FIG. 1B is a plan view of a semiconductor device according to the same embodiment.
2 is an explanatory diagram showing the operation of the semiconductor device of the same embodiment; FIG. 3A is a plan view of the semiconductor device of another embodiment of the present invention; FIG. 3B is a cross-sectional view taken along the line -B. is a sectional view taken along line B-B of a semiconductor device according to another embodiment, FIG. 4 is a sectional view showing a conventional semiconductor device, and FIG. 5 is a sectional view showing problems with the conventional semiconductor device. It is a diagram. 10...NB layer, 11...P guard ring layer,
12...P guard ring layer, 13,14...PB
layer, 15, 16...NE layer, 17...T 2 electrode,
18... T1 electrode, 20,30...semiconductor device,
21, 22...PB layer, 21a...Convex portion of PB layer.

Claims (1)

【実用新案登録請求の範囲】 1 一導電型の第1の半導体層と、該第1半導体
層の一方の主面の所定領域に導電型を異にして所
定の拡散深さで該第1半導体層内に向かつて延在
する第2半導体層と、該第1半導体層の他方の主
面に前記第2半導体層に対向して該第1半導体層
と導電型を異にして所定の拡散深さで該第1半導
体内に向かつて延在する第3半導体層と、前記第
2半導体層内の所定領域に導電型を異にして所定
の拡散深さで延在する第4半導体層と、前記第3
半導体層内の所定領域に導電型を異にして所定の
拡散深さで延在する第5半導体層とを具備する半
導体装置において、前記第2半導体層と同じ第6
半導体層を有し、該第6半導体層が、第4半導体
層に近接した第2半導体層の一側端部の所定領域
を残して該第2半導体層の周辺領域を略コ字に囲
むように形成され、前記第3半導体層と同じ導電
型の第7半導体層を有し、該第7半導体層が、第
5半導体層に近接した第3半導体層の一側端部の
所定領域を残して該第3半導体層の周辺領域を略
コ字に囲むように形成されたことを特徴とする半
導体装置。 2 一導電型の第1の半導体層と、該第1半導体
層の一方の主面の所定領域に導電型を異にして所
定の拡散深さで該第1半導体層内に向かつて延在
する第2半導体層と、該第1半導体層の他方の主
面に前記第2半導体層に対向して該第1半導体層
と導電型を異にして所定の拡散深さで該第1半導
体内に向かつて延在する第3半導体層と、前記第
2半導体層内の所定領域に導電型を異にして所定
の拡散深さで延在する第4半導体層と、前記第3
半導体層内の所定領域に導電型を異にして所定の
拡散深さで延在する第5半導体層とを具備する半
導体装置において、第4半導体層に近接した第2
半導体層の一側端部の所定領域に曲率半径の小さ
い屈曲面を備えた凸状部を設けると共に、第5半
導体層に近接した第3半導体層の一側端部の所定
領域に曲率半径の小さい屈曲面を備えた凸状部を
設けたことを特徴とする半導体装置。
[Claims for Utility Model Registration] 1. A first semiconductor layer of one conductivity type, and a first semiconductor layer having a different conductivity type and a predetermined diffusion depth in a predetermined region of one main surface of the first semiconductor layer. a second semiconductor layer extending toward the inside of the layer; and a second semiconductor layer having a predetermined diffusion depth on the other main surface of the first semiconductor layer, facing the second semiconductor layer and having a conductivity type different from that of the first semiconductor layer. a third semiconductor layer extending toward the first semiconductor; a fourth semiconductor layer having a different conductivity type and extending at a predetermined diffusion depth in a predetermined region within the second semiconductor layer; Said third
In a semiconductor device comprising a fifth semiconductor layer having a different conductivity type and extending at a predetermined diffusion depth in a predetermined region within the semiconductor layer, a sixth semiconductor layer same as the second semiconductor layer is provided.
a semiconductor layer, and the sixth semiconductor layer surrounds a peripheral region of the second semiconductor layer in a substantially U-shape, leaving a predetermined region at one end of the second semiconductor layer close to the fourth semiconductor layer. and has a seventh semiconductor layer of the same conductivity type as the third semiconductor layer, the seventh semiconductor layer leaving a predetermined region at one end of the third semiconductor layer close to the fifth semiconductor layer. A semiconductor device characterized in that the third semiconductor layer is formed so as to surround a peripheral region thereof in a substantially U-shape. 2. A first semiconductor layer of one conductivity type, and a predetermined region of one main surface of the first semiconductor layer having a different conductivity type and extending toward the first semiconductor layer at a predetermined diffusion depth. a second semiconductor layer on the other main surface of the first semiconductor layer, opposite to the second semiconductor layer, having a conductivity type different from that of the first semiconductor layer and having a predetermined diffusion depth within the first semiconductor layer; a third semiconductor layer extending in the direction; a fourth semiconductor layer having a different conductivity type and extending in a predetermined diffusion depth in a predetermined region within the second semiconductor layer;
In a semiconductor device comprising a fifth semiconductor layer having a different conductivity type and extending at a predetermined diffusion depth in a predetermined region within the semiconductor layer,
A convex portion having a bent surface with a small radius of curvature is provided in a predetermined region of one end of the semiconductor layer, and a convex portion with a radius of curvature is provided in a predetermined region of one end of the third semiconductor layer close to the fifth semiconductor layer. A semiconductor device characterized by having a convex portion having a small curved surface.
JP9094890U 1990-08-30 1990-08-30 Semiconductor device Expired - Lifetime JP2537899Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9094890U JP2537899Y2 (en) 1990-08-30 1990-08-30 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9094890U JP2537899Y2 (en) 1990-08-30 1990-08-30 Semiconductor device

Publications (2)

Publication Number Publication Date
JPH0448644U true JPH0448644U (en) 1992-04-24
JP2537899Y2 JP2537899Y2 (en) 1997-06-04

Family

ID=31826144

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9094890U Expired - Lifetime JP2537899Y2 (en) 1990-08-30 1990-08-30 Semiconductor device

Country Status (1)

Country Link
JP (1) JP2537899Y2 (en)

Also Published As

Publication number Publication date
JP2537899Y2 (en) 1997-06-04

Similar Documents

Publication Publication Date Title
JPH0448644U (en)
JPS6169852U (en)
JPS6169851U (en)
JPS6397250U (en)
JPH0265359U (en)
JPS5834738U (en) semiconductor wafer
JPS6413157U (en)
JPH0390872U (en)
JPS605158U (en) Planar thyristor
JPH0467325U (en)
JPS6194361U (en)
JPS62190360U (en)
JPH02122455U (en)
JPS588963U (en) shotgun barrier diode
JPH0477240U (en)
JPS62124846U (en)
JPS62188159U (en)
JPS6219758U (en)
JPH03101557U (en)
JPH01169045U (en)
JPH0426537U (en)
JPH0342123U (en)
JPH0412665U (en)
JPH0463657U (en)
JPS62151767U (en)

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term