JPH0450627B2 - - Google Patents
Info
- Publication number
- JPH0450627B2 JPH0450627B2 JP61045827A JP4582786A JPH0450627B2 JP H0450627 B2 JPH0450627 B2 JP H0450627B2 JP 61045827 A JP61045827 A JP 61045827A JP 4582786 A JP4582786 A JP 4582786A JP H0450627 B2 JPH0450627 B2 JP H0450627B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- candidates
- route
- section
- candidate table
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61045827A JPS62203278A (ja) | 1986-03-03 | 1986-03-03 | 並列式自動配線方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61045827A JPS62203278A (ja) | 1986-03-03 | 1986-03-03 | 並列式自動配線方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62203278A JPS62203278A (ja) | 1987-09-07 |
| JPH0450627B2 true JPH0450627B2 (de) | 1992-08-14 |
Family
ID=12730068
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61045827A Granted JPS62203278A (ja) | 1986-03-03 | 1986-03-03 | 並列式自動配線方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62203278A (de) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7305648B2 (en) | 2003-11-21 | 2007-12-04 | Mentor Graphics Corporation | Distributed autorouting of conductive paths in printed circuit boards |
-
1986
- 1986-03-03 JP JP61045827A patent/JPS62203278A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62203278A (ja) | 1987-09-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4593363A (en) | Simultaneous placement and wiring for VLSI chips | |
| KR0153392B1 (ko) | Lsi용 상호접속 배선 설계 방법 | |
| JPH077427B2 (ja) | ノードの相互接続方法 | |
| JPS63225869A (ja) | 配線経路探索方式 | |
| US6505333B1 (en) | Automatic placement and routing of semiconductor integrated circuits | |
| US6496968B1 (en) | Hierarchical wiring method for a semiconductor integrated circuit | |
| JPH0450627B2 (de) | ||
| JP2523702B2 (ja) | 半導体集積回路の自動配線方法 | |
| JP3538158B2 (ja) | 自動配線装置 | |
| JP3548398B2 (ja) | 概略経路決定方法および概略経路決定方式 | |
| JPH0327474A (ja) | 半導体集積回路用ネットリストの修正方法 | |
| JP3238232B2 (ja) | 半導体集積回路の自動配線方法 | |
| JPH0512384A (ja) | 自動配線方法 | |
| JP2818247B2 (ja) | 半導体装置の自動配線方法 | |
| JPH05175335A (ja) | Lsiの自動配線方法 | |
| JP2656344B2 (ja) | 自動配線方法 | |
| JPH07121600A (ja) | 配線経路処理方法 | |
| JPH0962725A (ja) | 半導体装置の自動配線方法および半導体装置 | |
| JPH05259285A (ja) | 配線経路処理方法、及び配線経路処理システム | |
| CN121598883A (zh) | Eda自动布线方法及系统 | |
| JP3111970B2 (ja) | 半導体集積回路の自動配線方法 | |
| JPS6325779A (ja) | 配線決定処理方式 | |
| JPH0620010A (ja) | 自動配線装置および方法 | |
| JPH11161689A (ja) | 配線パターン生成方法 | |
| JPH0645443A (ja) | 階層化配線方法 |