JPH0450739B2 - - Google Patents
Info
- Publication number
- JPH0450739B2 JPH0450739B2 JP1229176A JP22917689A JPH0450739B2 JP H0450739 B2 JPH0450739 B2 JP H0450739B2 JP 1229176 A JP1229176 A JP 1229176A JP 22917689 A JP22917689 A JP 22917689A JP H0450739 B2 JPH0450739 B2 JP H0450739B2
- Authority
- JP
- Japan
- Prior art keywords
- forming
- semiconductor
- film
- region
- groove
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Local Oxidation Of Silicon (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
- Bipolar Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1229176A JPH02177344A (ja) | 1989-09-06 | 1989-09-06 | 半導体集積回路装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1229176A JPH02177344A (ja) | 1989-09-06 | 1989-09-06 | 半導体集積回路装置の製造方法 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57153910A Division JPS5943545A (ja) | 1982-09-06 | 1982-09-06 | 半導体集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02177344A JPH02177344A (ja) | 1990-07-10 |
| JPH0450739B2 true JPH0450739B2 (it) | 1992-08-17 |
Family
ID=16887985
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1229176A Granted JPH02177344A (ja) | 1989-09-06 | 1989-09-06 | 半導体集積回路装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02177344A (it) |
-
1989
- 1989-09-06 JP JP1229176A patent/JPH02177344A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02177344A (ja) | 1990-07-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0449777B2 (it) | ||
| US4819054A (en) | Semiconductor IC with dual groove isolation | |
| US4713356A (en) | Manufacturing MOS semiconductor device with planarized conductive layer | |
| JPH058587B2 (it) | ||
| US5677210A (en) | Method of producing a fully planarized concave transistor | |
| EP0111651B1 (en) | Semiconductor device comprising dielectric isolation regions | |
| JPS58220445A (ja) | 半導体集積回路の製造方法 | |
| JPH1145874A (ja) | 半導体装置の製造方法 | |
| JP3483090B2 (ja) | 半導体装置の製造方法 | |
| JPS60241261A (ja) | 半導体装置およびその製造方法 | |
| JP2786199B2 (ja) | 薄膜半導体素子の製造方法 | |
| JP3360970B2 (ja) | 半導体装置の製造方法 | |
| KR950015012B1 (ko) | 반도체장치 및 그의 제조방법 | |
| JP3190144B2 (ja) | 半導体集積回路の製造方法 | |
| JPH02177344A (ja) | 半導体集積回路装置の製造方法 | |
| JP2995948B2 (ja) | 半導体装置の製造方法 | |
| JPS63314870A (ja) | 絶縁ゲ−ト電界効果トランジスタおよびその製造方法 | |
| JP3468920B2 (ja) | 半導体装置の素子分離方法 | |
| KR100204418B1 (ko) | 반도체 소자 분리방법 | |
| JP3146554B2 (ja) | 素子分離方法 | |
| JPH05235157A (ja) | 半導体装置の製造方法 | |
| JPH0834241B2 (ja) | 半導体集積回路装置の製造方法 | |
| JP2709200B2 (ja) | 半導体装置の製造方法 | |
| JPH023257A (ja) | フィールドシールド構造を有する半導体装置およびその製造方法 | |
| JPS59178773A (ja) | 半導体装置の製造方法 |