JPH0511660B2 - - Google Patents
Info
- Publication number
- JPH0511660B2 JPH0511660B2 JP62078550A JP7855087A JPH0511660B2 JP H0511660 B2 JPH0511660 B2 JP H0511660B2 JP 62078550 A JP62078550 A JP 62078550A JP 7855087 A JP7855087 A JP 7855087A JP H0511660 B2 JPH0511660 B2 JP H0511660B2
- Authority
- JP
- Japan
- Prior art keywords
- resin
- island
- integrated circuit
- semiconductor chip
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/547—Dispositions of multiple bond wires
- H10W72/5473—Dispositions of multiple bond wires multiple bond wires connected to a common bond pad
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62078550A JPS63244747A (ja) | 1987-03-31 | 1987-03-31 | 樹脂封止型集積回路装置及びその製造方法 |
| KR1019880003591A KR910001419B1 (ko) | 1987-03-31 | 1988-03-31 | 수지봉합형 집적회로장치 |
| US07/506,251 US5083189A (en) | 1987-03-31 | 1990-04-09 | Resin-sealed type IC device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62078550A JPS63244747A (ja) | 1987-03-31 | 1987-03-31 | 樹脂封止型集積回路装置及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63244747A JPS63244747A (ja) | 1988-10-12 |
| JPH0511660B2 true JPH0511660B2 (2) | 1993-02-16 |
Family
ID=13665025
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62078550A Granted JPS63244747A (ja) | 1987-03-31 | 1987-03-31 | 樹脂封止型集積回路装置及びその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63244747A (2) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2800761B2 (ja) * | 1996-02-23 | 1998-09-21 | 日本電気株式会社 | マルチチップ半導体装置 |
| JP4965393B2 (ja) * | 2007-08-30 | 2012-07-04 | アスモ株式会社 | 樹脂封止型半導体装置 |
| JP5523454B2 (ja) * | 2009-06-08 | 2014-06-18 | パナソニック株式会社 | 電子部品実装構造体の製造方法 |
| US9324639B2 (en) | 2014-07-03 | 2016-04-26 | Stmicroelectronics S.R.L. | Electronic device comprising an improved lead frame |
| CN219553624U (zh) | 2020-08-27 | 2023-08-18 | 日立能源瑞士股份公司 | 功率半导体模块 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52120549U (2) * | 1975-10-20 | 1977-09-13 | ||
| JPS6130067A (ja) * | 1984-07-23 | 1986-02-12 | Nec Kansai Ltd | ハイブリツドic |
-
1987
- 1987-03-31 JP JP62078550A patent/JPS63244747A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63244747A (ja) | 1988-10-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3499202B2 (ja) | 半導体装置の製造方法 | |
| KR910001419B1 (ko) | 수지봉합형 집적회로장치 | |
| KR950704838A (ko) | 영역 어레이 상호접속칩의 tab시험(tab testing of area array interconnected chips) | |
| US4839713A (en) | Package structure for semiconductor device | |
| KR19980041849A (ko) | 정전방전 보호기능을 갖는 리드 프레임과 그의 제조방법 및 패키지화된 반도체 장치와,정전방전 보호장치를 형성하는 방법 및정전방전 보호장치를 리드 프레임에 있는 다수의 리드에 부착하는 방법 | |
| JPH0511660B2 (2) | ||
| JPH01303730A (ja) | 半導体素子の実装構造とその製造方法 | |
| JP2004289017A (ja) | 樹脂封止型半導体装置 | |
| KR100541397B1 (ko) | 절연된 더미 솔더 볼을 갖는 비지에이 패키지 | |
| JPH01192125A (ja) | 半導体装置の実装構造 | |
| JP3248853B2 (ja) | 複数のicチップを備えた密封型半導体装置の構造 | |
| JPS62296541A (ja) | 樹脂封止型半導体装置 | |
| JP2928611B2 (ja) | 樹脂封止半導体装置 | |
| JP3337526B2 (ja) | パッケージ型半導体部品の構造 | |
| JP2633557B2 (ja) | 樹脂封止型集積回路装置 | |
| JPH0567708A (ja) | 半導体集積回路のパツケージ方法 | |
| JPH04278548A (ja) | 樹脂封止型半導体装置 | |
| JP4562950B2 (ja) | 半導体装置およびその製造方法 | |
| JPH01135052A (ja) | 半導体装置およびその製造方法 | |
| JPS617638A (ja) | 半導体装置 | |
| KR20000007325A (ko) | 칩 온 칩 구조를 갖는 반도체 패키지 및 그 제조 방법 | |
| KR100251331B1 (ko) | 리드 프레임 및 그것을 이용한 반도체 디바이스 | |
| JPS59172756A (ja) | 半導体装置 | |
| JP2805246B2 (ja) | 電子部品搭載用基板 | |
| JPS63262859A (ja) | 混成集積回路装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |