JPH05267802A - Printed wiring board for surface mounting - Google Patents

Printed wiring board for surface mounting

Info

Publication number
JPH05267802A
JPH05267802A JP4059935A JP5993592A JPH05267802A JP H05267802 A JPH05267802 A JP H05267802A JP 4059935 A JP4059935 A JP 4059935A JP 5993592 A JP5993592 A JP 5993592A JP H05267802 A JPH05267802 A JP H05267802A
Authority
JP
Japan
Prior art keywords
solder resist
recognition mark
printed wiring
wiring board
conductor pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4059935A
Other languages
Japanese (ja)
Other versions
JP3031042B2 (en
Inventor
Akiko Tsujii
章子 辻井
Kazutomo Higa
一智 比嘉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP4059935A priority Critical patent/JP3031042B2/en
Publication of JPH05267802A publication Critical patent/JPH05267802A/en
Application granted granted Critical
Publication of JP3031042B2 publication Critical patent/JP3031042B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0266—Marks, test patterns or identification means
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452—Solder masks

Landscapes

  • Structure Of Printed Boards (AREA)
  • Supply And Installment Of Electrical Components (AREA)

Abstract

(57)【要約】 【目的】 各種電子機器等に使用されるプリント配線板
において、認識用マーク領域におけるソルダレジスト残
留をなくし、自動部品実装機の認識エラーを解消させ、
電子機器製造工程の生産を向上させる表面実装用プリン
ト配線板を提供することを目的とする。 【構成】 自動部品実装機の画像処理用の認識用マーク
12bの周囲に認識用マーク12bを囲み、独立した導
体パターン12aを設けた構成とすることにより、写真
現像用ソルダレジストインキの露光の際、マスクフィル
ム非遮光部と遮光部の境界より入射、写真現像用ソルダ
レジストインキを透過、絶縁基板11の表面部分で反射
した紫外光が認識用マーク12b周囲に形成された導体
パターン12aにより遮断され、ソルダレジスト非形成
部の写真現像用ソルダレジストインキの重合を妨げるこ
とができる。
(57) [Summary] [Purpose] In printed wiring boards used for various electronic devices, etc., eliminate solder resist residue in the recognition mark area and eliminate recognition errors of automatic component mounters.
An object of the present invention is to provide a surface-mounting printed wiring board that improves production in an electronic device manufacturing process. [Structure] By arranging a recognition mark 12b around the recognition mark 12b for image processing of an automatic component mounting machine and providing an independent conductor pattern 12a, the solder resist ink for photographic development is exposed. The ultraviolet light incident on the boundary between the non-light-shielding portion and the light-shielding portion of the mask film, transmitting the solder resist ink for photo development, and reflected by the surface portion of the insulating substrate 11 is blocked by the conductor pattern 12a formed around the recognition mark 12b. It is possible to prevent the polymerization of the solder resist ink for photographic development in the solder resist non-formed portion.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明はパーソナルコンピュータ
やワードプロセッサなどの各種電子機器等に使用される
表面実装用プリント配線板に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a surface mounting printed wiring board used in various electronic devices such as personal computers and word processors.

【0002】[0002]

【従来の技術】近年、各種電子機器などに数多く使用さ
れているプリント配線板は、電子機器の小型・軽量化や
多機能化に伴い、配線の高密度化や表面実装用電子部品
の採用増加が著しく、電子部品はほぼ自動部品実装機に
より実装されるようになってきている。そのため、プリ
ント配線板には高い信頼性が要求され、特に自動実装用
の表面実装用プリント配線板においては、確実に電子部
品を所定位置に実装できるよう種々の自動実装機の画像
処理用の認識用マークがプリント配線板に設けられるよ
うになってきている。
2. Description of the Related Art In recent years, printed wiring boards, which have been widely used in various electronic devices, have increased wiring density and increased use of surface mount electronic components as electronic devices have become smaller, lighter and more multifunctional. However, electronic components are being mounted almost by automatic component mounters. Therefore, the printed wiring board is required to have high reliability. Especially in the case of the surface mounting printed wiring board for automatic mounting, it is necessary to recognize various automatic mounting machines for image processing so that electronic components can be surely mounted at predetermined positions. Marks are being provided on printed wiring boards.

【0003】以下に従来の表面実装用プリント配線板に
ついて説明する。図4は、従来の表面実装用プリント配
線板の認識用マーク領域および形状を、図5(a)〜
(f)は、従来の表面実装用プリント配線板の認識用マ
ーク領域におけるソルダレジスト形成の製造過程を示す
ものである。図において、1は絶縁基板、2aは導体パ
ターン、2bは認識用マーク、3aは写真現像用ソルダ
レジストインキ、3bは形成されたソルダレジスト、4
はソルダレジスト形成用のマスクフィルム、5は露光用
の紫外光、6は現像後のソルダレジスト残留である。
A conventional surface mount printed wiring board will be described below. FIG. 4 shows the recognition mark area and shape of the conventional surface-mounting printed wiring board as shown in FIG.
(F) shows a manufacturing process of forming a solder resist in a recognition mark area of a conventional surface mounting printed wiring board. In the figure, 1 is an insulating substrate, 2a is a conductor pattern, 2b is a recognition mark, 3a is a photographic developing solder resist ink, 3b is a formed solder resist, 4
Is a mask film for forming a solder resist, 5 is ultraviolet light for exposure, and 6 is a residual solder resist after development.

【0004】以上のように構成された表面実装用プリン
ト配線板の認識用マーク領域のソルダレジストの形成に
ついて、以下にその動作について説明する。
The operation of forming the solder resist in the recognition mark area of the surface-mounting printed wiring board having the above structure will be described below.

【0005】まず、ガラス布基材エポキシ樹脂積層板に
銅はくをラミネートした銅張積層板(図示せず)にスク
リーン印刷法や写真現像法などにより、エッチングレジ
ストを形成した後、塩化第2銅などの溶液を用いてエッ
チングを行い、図5(a)に示すように導体パターン2
aおよび認識用マーク2bを形成し、エッチングレジス
トを剥離する。ついで、図5(b)に示すように導体パ
ターン2aおよび認識用マーク12bが形成された絶縁
基板1上に写真現像用ソルダレジストインキ3aを塗布
し、熱風などにより指触乾燥を行う。次に、図5(c)
示すようにソルダレジスト形成用のマスクフィルム4を
指触乾燥させた写真現像用ソルダレジストインキ3a表
面に密着させ、紫外光5により露光した後、図5(d)
に示すように未露光部を所定の現像液で現像し、熱風な
どで硬化を促進させ、ソルダレジスト3bを形成してい
る。
First, an etching resist is formed on a copper clad laminate (not shown) obtained by laminating a copper foil on a glass cloth base epoxy resin laminate by a screen printing method or a photo developing method, and then a second chloride Etching is performed using a solution of copper or the like, and as shown in FIG.
a and the recognition mark 2b are formed, and the etching resist is peeled off. Next, as shown in FIG. 5 (b), the photographic developing solder resist ink 3a is applied onto the insulating substrate 1 on which the conductor pattern 2a and the recognition mark 12b are formed, and dried by touching with hot air or the like. Next, FIG. 5 (c)
As shown in FIG. 5D, after the mask film 4 for forming the solder resist is brought into close contact with the surface of the solder resist ink 3a for photographic development which has been dried by touch with the finger, and exposed by the ultraviolet light 5.
As shown in FIG. 3, the unexposed portion is developed with a predetermined developing solution, and curing is accelerated by hot air or the like to form the solder resist 3b.

【0006】その後、ロードマップ形成や外形加工など
の加工工程を経て完成した表面実装用プリント配線板
は、電子部品実装工程へ搬送され、クリームはんだ塗布
の後、自動部品実装機により絶縁基板1上に形成された
認識用マーク2bが画像処理され、位置補正された後、
所定位置に表面実装用電子部品が装着されている。
After that, the surface-mounting printed wiring board completed through processing steps such as road map formation and outer shape processing is conveyed to an electronic component mounting step, and after application of cream solder, it is mounted on the insulating substrate 1 by an automatic component mounting machine. After the recognition mark 2b formed on the image is subjected to image processing and position correction,
Surface mounting electronic components are mounted at predetermined positions.

【0007】[0007]

【発明が解決しようとする課題】しかしながら上記の従
来の構成では、写真現像用ソルダレジストインキ3aが
高感度タイプの場合や広範囲に導体パターン2aが形成
されない部分でのソルダレジスト3の形成、すなわち導
体パターン2aの禁止領域が設定されている認識用マー
ク2b領域において、指触乾燥された写真現像用ソルダ
レジストインキ3aの紫外光5による露光の際、図5
(d)に示すようにソルダレジスト形成用のマスクフィ
ルム4を介して入射した紫外光5が、写真現像用ソルダ
レジストインキ3aを透過、絶縁基板1のエッチングさ
れ、最大約5μm程度の凹凸を有する表面部分で乱反射
を起こし、ソルダレジスト非形成部の写真現像用ソルダ
レジストインキ3aを重合させ(以下、ハレーションと
称す)、図5(e)および図5(f)に示すように現像
後の認識用マーク2b領域内のソルダレジスト非形成部
にソルダレジスト残留6を発生させる。このソルダレジ
スト残留6は、ソルダレジスト形成用のマスクフィルム
4のソルダレジスト非形成部に対応する遮光部分が四角
形にもかかわらず遮光部分の四角形コーナ部分では入射
した紫外光5が集中するため、図5(f)に示すように
中空円形に近い形状になる傾向を示す。このソルダレジ
スト残留6程度によっては表面実装用プリント配線板の
自動部品実装機による認識用マーク2bの画像処理が不
安定となり、位置補正および表面実装用電子部品の装着
に不具合をもたらす認識エラー発生を誘発させ、電子機
器製造工程の生産性を著しく阻害させるなどの問題点を
有していた。
However, in the above-mentioned conventional configuration, when the photographic developing solder resist ink 3a is of a high sensitivity type, or when the solder resist 3 is formed in a portion where the conductor pattern 2a is not formed in a wide area, that is, the conductor is formed. In the recognition mark 2b area in which the prohibited area of the pattern 2a is set, when the touch-dried solder resist ink 3a for photo development is exposed by the ultraviolet light 5,
As shown in (d), ultraviolet light 5 incident through the mask film 4 for forming a solder resist is transmitted through the photographic developing solder resist ink 3a, and the insulating substrate 1 is etched to have irregularities of about 5 μm at maximum. Diffuse reflection is caused on the surface portion, and the solder resist ink 3a for photographic development in the solder resist non-forming portion is polymerized (hereinafter referred to as halation), and recognition after development is performed as shown in FIGS. 5 (e) and 5 (f). A solder resist residue 6 is generated in the solder resist non-formed portion in the area for the mark 2b. In this solder resist residue 6, the incident ultraviolet light 5 is concentrated at the rectangular corner portion of the light shielding portion even though the light shielding portion corresponding to the solder resist non-forming portion of the mask film 4 for forming the solder resist is rectangular. As shown in FIG. 5 (f), it tends to have a shape close to a hollow circle. Depending on the residual solder resisting amount of about 6, the image processing of the recognition mark 2b by the automatic component mounting machine of the surface mounting printed wiring board becomes unstable, and a recognition error occurs that causes a problem in position correction and mounting of the surface mounting electronic component. However, there is a problem in that it induces and significantly impairs the productivity of the electronic device manufacturing process.

【0008】本発明は、上記従来の問題点を解決するも
ので、表面実装用プリント配線板の認識用マーク領域に
おけるハレーションによるソルダレジスト残留をなく
し、自動部品実装機の認識エラーを解消させ、電子機器
製造工程の生産を向上させる表面実装用プリント配線板
を提供することを目的とする。
The present invention solves the above-mentioned conventional problems by eliminating residual solder resist due to halation in the recognition mark area of the surface mounting printed wiring board, eliminating the recognition error of the automatic component mounting machine, and An object of the present invention is to provide a surface mounting printed wiring board that improves the production in the device manufacturing process.

【0009】[0009]

【課題を解決するための手段】この目的を達成するため
に本発明の表面実装用プリント配線板は、自動部品実装
機の画像処理用の導体パターンで構成された認識用マー
クの周囲の所定領域に、認識用マークを囲みかつ認識用
マークと独立した導体パターンを設けた構成を有してい
る。
To achieve this object, a surface mounting printed wiring board according to the present invention has a predetermined area around a recognition mark formed by a conductor pattern for image processing of an automatic component mounting machine. In addition, a conductor pattern surrounding the recognition mark and independent of the recognition mark is provided.

【0010】[0010]

【作用】この構成によって、プリント配線板上に塗布、
指触乾燥された写真現像用ソルダレジストインキを紫外
線露光する際、ソルダレジスト形成部すなわちマスクフ
ィルム非遮光部と遮光部の境界より入射した光は、写真
現像用ソルダレジストインキを透過し、絶縁基板の表面
部分で反射するが、認識用マーク周囲に形成された導体
パターンにより遮断され、紫外光が認識用マーク領域の
ソルダレジスト非形成部に到達することを阻害すること
が可能となり、ソルダレジスト非形成部の写真現像用ソ
ルダレジストインキの重合を妨げることができる。
With this configuration, coating on the printed wiring board,
When the touch-dried solder resist ink for photo development is exposed to ultraviolet light, the light incident from the solder resist forming part, that is, the boundary between the non-light-shielding part of the mask film and the light-shielding part, passes through the solder resist ink for photo-developing and becomes an insulating substrate. Although it is reflected on the surface of the recognition mark, it is blocked by the conductor pattern formed around the recognition mark, and it becomes possible to prevent ultraviolet light from reaching the solder resist non-formed portion in the recognition mark area. It is possible to prevent polymerization of the solder resist ink for photographic development in the forming part.

【0011】[0011]

【実施例】以下本発明の一実施例について、図面を参照
しながら説明する。図1は本発明の実施例における認識
用マークの領域および形状を、図2(a)〜(c)は本
発明の実施例における表面実装用プリント配線板の認識
用マーク領域におけるソルダレジスト形成の製造過程を
示すものであり、図3(a)、(b)は他の実施例にお
ける認識用マークの領域および形状を示すものである。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described below with reference to the drawings. FIG. 1 shows the area and shape of the recognition mark in the embodiment of the present invention, and FIGS. 2A to 2C show the solder resist formation in the recognition mark area of the surface mounting printed wiring board in the embodiment of the present invention. 3A and 3B show a manufacturing process, and FIGS. 3A and 3B show regions and shapes of a recognition mark in another embodiment.

【0012】図において、11は絶縁基板、12aは導
体パターン、12bは認識用マーク、13aは写真現像
用ソルダレジストインキ、13bは形成されたソルダレ
ジスト、14はソルダレジスト形成用のマスクフィル
ム、15は露光用の紫外光である。
In the figure, 11 is an insulating substrate, 12a is a conductor pattern, 12b is a recognition mark, 13a is a solder resist ink for photo development, 13b is a formed solder resist, 14 is a mask film for forming solder resist, and 15 is a mask film. Is ultraviolet light for exposure.

【0013】まず、表面実装用プリント配線板の製造に
先立ち、回路図、部品位置、外形や実装基準位置などの
寸法図や部品リストなどの情報より導体パターン、ソル
ダレジストなどの製造用マスタフィルムを設計する。導
体パターン12a用の製造用マスタフィルム作製の際、
電子部品自動実装用の認識用マーク12bを所定位置に
付与、同時に認識用マーク12b領域の周囲に認識用マ
ーク12bと独立した導体パターン12aを図1に示す
ように外形が四角形、中空内形が円形の形状に付与す
る。併せて、図1に示すようにソルダレジスト13b形
成用のマスクフィルム14に導体パターン12a形成用
のマスクフィルムの認識用マーク12b周囲の円形中空
四角形の導体パターン12aに接したソルダレジストパ
ターンを付与しておく。
First, prior to the manufacture of a surface mounting printed wiring board, a master film for manufacturing such as a conductor pattern and a solder resist is prepared from information such as a circuit diagram, a component position, a dimension drawing such as an outer shape and a mounting reference position, and a component list. design. When manufacturing the manufacturing master film for the conductor pattern 12a,
A recognition mark 12b for automatic electronic component mounting is provided at a predetermined position, and at the same time, a conductor pattern 12a independent of the recognition mark 12b is provided around the recognition mark 12b area to have a rectangular outer shape and a hollow inner shape as shown in FIG. Give it a circular shape. At the same time, as shown in FIG. 1, the mask film 14 for forming the solder resist 13b is provided with a solder resist pattern in contact with the circular hollow rectangular conductor pattern 12a around the recognition mark 12b of the mask film for forming the conductor pattern 12a. Keep it.

【0014】次に、銅張積層板(図示せず)に従来と同
様の方法で導体パターン12aを形成し、図2(a)に
示すように導体パターン12aが形成された絶縁基板1
1上にアルカリ現像型の写真現像用ソルダレジストイン
キ13aをスクリーン印刷、ロールコータやカーテンコ
ータなどの手段を用いて塗布し、熱風循環炉などで温度
60〜80℃、時間15〜30分程度の条件で指触乾燥
を行う。
Next, a conductor pattern 12a is formed on a copper clad laminate (not shown) by a method similar to the conventional one, and the insulating substrate 1 on which the conductor pattern 12a is formed as shown in FIG. 2 (a).
1 is coated with an alkali developing type photographic developing solder resist ink 13a by means of screen printing, a roll coater or a curtain coater, and the temperature is 60 to 80 ° C. for about 15 to 30 minutes in a hot air circulating oven or the like. Touch dry under the conditions.

【0015】次に、図2(b)に示すようにソルダレジ
スト形成用のマスクフィルム14を密着させ、紫外光1
5を照射し、光量約300〜700mJ/cm2 で露光す
る。露光時において、マスクフィルム14非遮光部と遮
光部の境界より入射した紫外光15は、写真現像用ソル
ダレジストインキ13aを透過し、絶縁基板11の表面
部分で反射するが、導体パターン12aにより遮断さ
れ、またマスクフィルム14のソルダレジスト非形成部
分の遮光部コーナ部分で集中した紫外光15も同様に導
体パターン12aにより遮断され、紫外光15が認識用
マーク12b領域のソルダレジスト13b非形成部に到
達することはない。
Next, as shown in FIG. 2 (b), a mask film 14 for forming a solder resist is brought into close contact, and ultraviolet light 1 is emitted.
5 and irradiate with a light amount of about 300 to 700 mJ / cm 2 . At the time of exposure, the ultraviolet light 15 incident from the boundary between the non-light-shielding portion and the light-shielding portion of the mask film 14 passes through the solder resist ink 13a for photo development and is reflected by the surface portion of the insulating substrate 11, but blocked by the conductor pattern 12a. Also, the ultraviolet light 15 concentrated at the light shielding corners of the solder resist non-forming portion of the mask film 14 is also blocked by the conductor pattern 12a, and the ultraviolet light 15 is reflected to the solder resist 13b non-forming portion in the recognition mark 12b area. Never reach.

【0016】ついで、図2(c)に示すように炭酸ナト
リウムを主成分とする現像液で未露光部を現像・除去す
る。その後、形成されたソルダレジスト13bの塗膜特
性を向上させるため、熱風循環炉などで温度130〜1
60℃、時間30〜60分程度の条件で加熱する。
Then, as shown in FIG. 2 (c), the unexposed portion is developed and removed with a developing solution containing sodium carbonate as a main component. Then, in order to improve the coating film characteristics of the formed solder resist 13b, a temperature of 130 to 1 is set in a hot air circulation furnace or the like.
Heating is performed under the conditions of 60 ° C. and time of 30 to 60 minutes.

【0017】その後、ロードマップ形成や外形加工など
の加工工程を経て完成した表面実装用プリント配線板
は、電子部品実装工程へ搬送され、クリームはんだ塗布
の後、自動部品実装機により絶縁基板11上に形成され
た認識用マーク12bが画像処理され、位置補正の後、
所定位置に表面実装用電子部品が装着される。
After that, the surface mounting printed wiring board completed through processing steps such as road map formation and outer shape processing is transferred to the electronic component mounting step, and after applying cream solder, it is mounted on the insulating substrate 11 by an automatic component mounting machine. The recognition mark 12b formed on the image is subjected to image processing, and after position correction,
The surface mounting electronic component is mounted at a predetermined position.

【0018】本発明の実施例による表面実装用プリント
配線板では、現像後の認識用マーク12b領域のソルダ
レジスト非形成部におけるハレーションによるソルダレ
ジスト残留の発生は皆無となり、また本発明の実施例に
よる表面実装用プリント配線板と従来の表面実装用プリ
ント配線板を比較すると、自動部品実装機における認識
エラーは従来数パーセント発生していたものが、本発明
の表面実装用プリント配線板では全く認められなかっ
た。
In the printed wiring board for surface mounting according to the embodiment of the present invention, no solder resist remains due to halation in the solder resist non-forming portion of the recognition mark 12b area after development, and according to the embodiment of the present invention. When comparing the surface mounting printed wiring board and the conventional surface mounting printed wiring board, the recognition error in the automatic component mounting machine was several percent in the past, but it was completely recognized in the surface mounting printed wiring board of the present invention. There wasn't.

【0019】なお、本発明の実施例において、写真現像
用ソルダレジストインキ13aは、アルカリ現像型とし
たが、写真現像用ソルダレジストインキ13aは溶剤現
像型としてもよい。また、認識用マーク12bの周囲の
認識用マーク12bと独立した導体パターン12aは外
形が四角形、中空内形が円形のものを付与したが、図2
(a)に示すように中空内形がコーナを削除した四角
形、また認識用マーク12bの形状が三角形の場合、図
2(b)のように外形および中空内形が三角形の相似形
としてもよく、また表面実装用プリント配線板は片面プ
リント配線板としたが、両面や多層プリント配線板でも
よいことは言うまでもない。
In the embodiment of the present invention, the photographic developing solder resist ink 13a is of the alkali developing type, but the photographic developing solder resist ink 13a may be of the solvent developing type. The conductor pattern 12a around the recognition mark 12b, which is independent of the recognition mark 12b, has a rectangular outer shape and a circular hollow inner shape.
As shown in FIG. 2A, when the hollow inner shape is a quadrangle without a corner, and the recognition mark 12b has a triangular shape, the outer shape and the hollow inner shape may be similar to a triangle as shown in FIG. 2B. Although the surface mounting printed wiring board is a single-sided printed wiring board, it goes without saying that it may be a double-sided or multilayer printed wiring board.

【0020】[0020]

【発明の効果】以上のように本発明は、自動部品実装機
の画像処理用の導体パターンで構成された認識用マーク
の周囲の所定領域に認識用マークを囲み、認識用マーク
と独立した導体パターンを設けることにより、表面実装
用プリント配線板の認識用マーク領域におけるハレーシ
ョンによるソルダレジスト残留をなくし、自動部品実装
機の認識エラーを解消させ、電子機器製造工程の生産を
向上させることのできる優れた表面実装用プリント配線
板を実現できるものである。
As described above, according to the present invention, the recognition mark is enclosed in a predetermined area around the recognition mark formed by the conductor pattern for image processing of the automatic component mounting machine, and the conductor is independent of the recognition mark. By providing a pattern, solder resist residue due to halation in the recognition mark area of the surface mounting printed wiring board can be eliminated, the recognition error of the automatic component mounting machine can be eliminated, and the production of the electronic device manufacturing process can be improved. It is also possible to realize a printed wiring board for surface mounting.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例における表面実装用プリント
配線板の認識用マーク領域および形状の平面図
FIG. 1 is a plan view of a recognition mark area and a shape of a surface mounting printed wiring board according to an embodiment of the present invention.

【図2】(a)〜(c)は同じく表面実装用プリント配
線板のソルダレジスト形成の製造過程を示す要部工程の
断面図
2 (a) to 2 (c) are sectional views of essential steps showing a manufacturing process of forming a solder resist of a surface mounting printed wiring board.

【図3】(a)、(b)は本発明の他の実施例における
表面実装用プリント配線板の認識用マーク領域および形
状の平面図
3A and 3B are plan views of a recognition mark area and a shape of a surface mounting printed wiring board according to another embodiment of the present invention.

【図4】従来の表面実装用プリント配線板の認識用マー
ク領域および形状の平面図
FIG. 4 is a plan view of a recognition mark area and a shape of a conventional surface mounting printed wiring board.

【図5】(a)〜(f)は従来の表面実装用プリント配
線板のソルダレジスト形成の製造過程および動作説明の
ための要部工程の断面図および平面図
5 (a) to 5 (f) are cross-sectional views and plan views of a main process for explaining a manufacturing process and operation of forming a solder resist of a conventional surface mounting printed wiring board.

【符号の説明】[Explanation of symbols]

11 絶縁基板 12a 導体パターン 12b 認識用マーク 13a 写真現像用ソルダレジストインキ 13b ソルダレジスト 14 マスクフィルム 15 紫外光 11 Insulating Substrate 12a Conductor Pattern 12b Recognition Mark 13a Photographic Solder Resist Ink 13b Solder Resist 14 Mask Film 15 Ultraviolet Light

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】自動部品実装機の画像処理用として導体パ
ターンで構成された認識用マークを有し、この認識用マ
ークの周囲の所定領域に、認識用マークを囲みかつ認識
用マークと独立した導体パターンを設けた表面実装用プ
リント配線板。
1. A recognition mark formed of a conductor pattern for image processing of an automatic component mounting machine, wherein the recognition mark is surrounded by a predetermined area around the recognition mark and is independent of the recognition mark. Printed wiring board for surface mounting with conductor pattern.
【請求項2】認識用マークを囲む導体パターンの形状
を、外形は四角、内形は円形の中空四角形とした請求項
1記載の表面実装用プリント配線板。
2. The printed wiring board for surface mounting according to claim 1, wherein the shape of the conductor pattern surrounding the recognition mark is a hollow quadrangle having a square outer shape and a circular inner shape.
JP4059935A 1992-03-17 1992-03-17 Printed wiring board for surface mounting Expired - Fee Related JP3031042B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4059935A JP3031042B2 (en) 1992-03-17 1992-03-17 Printed wiring board for surface mounting

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4059935A JP3031042B2 (en) 1992-03-17 1992-03-17 Printed wiring board for surface mounting

Publications (2)

Publication Number Publication Date
JPH05267802A true JPH05267802A (en) 1993-10-15
JP3031042B2 JP3031042B2 (en) 2000-04-10

Family

ID=13127492

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4059935A Expired - Fee Related JP3031042B2 (en) 1992-03-17 1992-03-17 Printed wiring board for surface mounting

Country Status (1)

Country Link
JP (1) JP3031042B2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6835318B2 (en) * 2001-02-09 2004-12-28 Yamaichi Electronics Co., Ltd. Method for forming a recognition mark on a substrate for a KGD
JP2006201434A (en) * 2005-01-20 2006-08-03 Toppan Printing Co Ltd Solder resist exposure photomask, wiring board subjected to exposure processing using the same, and method of manufacturing the same
JP2009026923A (en) * 2007-07-19 2009-02-05 Cmk Corp Printed wiring board and manufacturing method thereof
US7908747B2 (en) 2005-04-20 2011-03-22 Yamaichi Electronics Co., Ltd. Method for assembling testing equipment for semiconductor substrate
JP2012074443A (en) * 2010-09-28 2012-04-12 Shinko Electric Ind Co Ltd Wiring board, semiconductor device and wiring board manufacturing method
CN103249252A (en) * 2013-05-13 2013-08-14 无锡江南计算技术研究所 Control method for solder resist ink exposure precision
CN108322999A (en) * 2018-03-30 2018-07-24 成都奕斯伟芯片设计有限公司 Circuit board, method for forming solder resist layer of circuit board, and chip
CN112770480A (en) * 2019-11-01 2021-05-07 颀邦科技股份有限公司 Flexible circuit board
CN112770479A (en) * 2019-11-01 2021-05-07 颀邦科技股份有限公司 Flexible circuit board

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6835318B2 (en) * 2001-02-09 2004-12-28 Yamaichi Electronics Co., Ltd. Method for forming a recognition mark on a substrate for a KGD
JP2006201434A (en) * 2005-01-20 2006-08-03 Toppan Printing Co Ltd Solder resist exposure photomask, wiring board subjected to exposure processing using the same, and method of manufacturing the same
US7908747B2 (en) 2005-04-20 2011-03-22 Yamaichi Electronics Co., Ltd. Method for assembling testing equipment for semiconductor substrate
JP2009026923A (en) * 2007-07-19 2009-02-05 Cmk Corp Printed wiring board and manufacturing method thereof
JP2012074443A (en) * 2010-09-28 2012-04-12 Shinko Electric Ind Co Ltd Wiring board, semiconductor device and wiring board manufacturing method
US8575495B2 (en) 2010-09-28 2013-11-05 Shinko Electric Industries Co., Ltd. Wiring substrate, semiconductor device, and method for manufacturing wiring substrate
CN103249252A (en) * 2013-05-13 2013-08-14 无锡江南计算技术研究所 Control method for solder resist ink exposure precision
CN108322999A (en) * 2018-03-30 2018-07-24 成都奕斯伟芯片设计有限公司 Circuit board, method for forming solder resist layer of circuit board, and chip
CN112770480A (en) * 2019-11-01 2021-05-07 颀邦科技股份有限公司 Flexible circuit board
CN112770479A (en) * 2019-11-01 2021-05-07 颀邦科技股份有限公司 Flexible circuit board
CN112770480B (en) * 2019-11-01 2021-12-24 颀邦科技股份有限公司 flexible circuit board
CN112770479B (en) * 2019-11-01 2021-12-24 颀邦科技股份有限公司 flexible circuit board

Also Published As

Publication number Publication date
JP3031042B2 (en) 2000-04-10

Similar Documents

Publication Publication Date Title
EP0339020B1 (en) Method of patterning resist for printed wiring board
US5384230A (en) Process for fabricating printed circuit boards
JP3031042B2 (en) Printed wiring board for surface mounting
JP3019503B2 (en) Manufacturing method of printed wiring board
JP2910261B2 (en) Printed wiring board and its manufacturing method
JPH11274698A (en) Manufacturing method of printed wiring board
JP3010869B2 (en) Manufacturing method of printed wiring board
JP3533682B2 (en) Manufacturing method of printed wiring board
JP3711569B2 (en) Printed wiring board and manufacturing method thereof
JP2900639B2 (en) Manufacturing method of printed wiring board
JP2912114B2 (en) Manufacturing method of printed wiring board
JP3010822B2 (en) Manufacturing method of printed wiring board
JP3019470B2 (en) Manufacturing method of printed wiring board
JP3755193B2 (en) Method and apparatus for manufacturing printed wiring board
JPH04277695A (en) Printed wiring board
JP2897365B2 (en) Manufacturing method of wiring board
EP0346355B1 (en) Photopatternable composite
JP3019502B2 (en) Printed wiring board and its manufacturing method
JP2583365B2 (en) Manufacturing method of printed wiring board
JPS6155796B2 (en)
JP2546935B2 (en) Method for manufacturing printed wiring board
JPH05275837A (en) Production of printed board
JPH0645735A (en) Manufacturing method and device of printed-wiring board
JPH0637428A (en) Manufacture of printed wiring board
JPS63150993A (en) Manufacture of printed wiring board

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080210

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090210

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100210

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100210

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110210

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120210

Year of fee payment: 12

LAPS Cancellation because of no payment of annual fees