JPH053680B2 - - Google Patents
Info
- Publication number
- JPH053680B2 JPH053680B2 JP59247657A JP24765784A JPH053680B2 JP H053680 B2 JPH053680 B2 JP H053680B2 JP 59247657 A JP59247657 A JP 59247657A JP 24765784 A JP24765784 A JP 24765784A JP H053680 B2 JPH053680 B2 JP H053680B2
- Authority
- JP
- Japan
- Prior art keywords
- node
- transistors
- precharge
- potential level
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59247657A JPS61126682A (ja) | 1984-11-22 | 1984-11-22 | デコ−ダ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59247657A JPS61126682A (ja) | 1984-11-22 | 1984-11-22 | デコ−ダ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61126682A JPS61126682A (ja) | 1986-06-14 |
| JPH053680B2 true JPH053680B2 (2) | 1993-01-18 |
Family
ID=17166733
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59247657A Granted JPS61126682A (ja) | 1984-11-22 | 1984-11-22 | デコ−ダ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61126682A (2) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5024066A (2) * | 1973-07-04 | 1975-03-14 | ||
| JPS60109926A (ja) * | 1983-11-18 | 1985-06-15 | Nec Corp | 半導体回路 |
-
1984
- 1984-11-22 JP JP59247657A patent/JPS61126682A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61126682A (ja) | 1986-06-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4959646A (en) | Dynamic PLA timing circuit | |
| JPH0585090B2 (2) | ||
| US5053648A (en) | Master slice cmos array having complementary columns | |
| JPS63166090A (ja) | スタティック型メモリ | |
| EP0220721B1 (en) | Sense or differential amplifier circuit | |
| US5258669A (en) | Current sense amplifier circuit | |
| JPS587931A (ja) | Pla装置 | |
| JPS5824879B2 (ja) | 条件付き予備充電回路 | |
| EP0063357B1 (en) | Drive circuit | |
| US4151603A (en) | Precharged FET ROS array | |
| JPS63271798A (ja) | 消去可能なプログラマブル論理装置 | |
| JPH0149969B2 (2) | ||
| US4379345A (en) | Dynamic read amplifier for metal-oxide-semiconductor memories | |
| JPH0344400B2 (2) | ||
| US4739499A (en) | Random access memory using semiconductor data storage elements | |
| US5530380A (en) | Decoder circuit which resists a fluctuation of a power supply | |
| JPH0612612B2 (ja) | 半導体記憶装置 | |
| JPH053680B2 (2) | ||
| US6442069B1 (en) | Differential signal path for high speed data transmission in flash memory | |
| EP0102485A2 (en) | Semiconductor memory | |
| JPH0828117B2 (ja) | デコーダ回路 | |
| EP0091721A2 (en) | Read resettable memory circuit | |
| JP2765441B2 (ja) | 半導体記憶集積回路 | |
| US4496851A (en) | Dynamic metal oxide semiconductor field effect transistor clocking circuit | |
| JPS595986B2 (ja) | Mosランダムアクセスメモリ |