JPH0564495B2 - - Google Patents

Info

Publication number
JPH0564495B2
JPH0564495B2 JP59205827A JP20582784A JPH0564495B2 JP H0564495 B2 JPH0564495 B2 JP H0564495B2 JP 59205827 A JP59205827 A JP 59205827A JP 20582784 A JP20582784 A JP 20582784A JP H0564495 B2 JPH0564495 B2 JP H0564495B2
Authority
JP
Japan
Prior art keywords
phase
write
read
circuit
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59205827A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6184136A (ja
Inventor
Hideaki Funae
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59205827A priority Critical patent/JPS6184136A/ja
Publication of JPS6184136A publication Critical patent/JPS6184136A/ja
Publication of JPH0564495B2 publication Critical patent/JPH0564495B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59205827A 1984-10-01 1984-10-01 スリツプ制御回路 Granted JPS6184136A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59205827A JPS6184136A (ja) 1984-10-01 1984-10-01 スリツプ制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59205827A JPS6184136A (ja) 1984-10-01 1984-10-01 スリツプ制御回路

Publications (2)

Publication Number Publication Date
JPS6184136A JPS6184136A (ja) 1986-04-28
JPH0564495B2 true JPH0564495B2 (2) 1993-09-14

Family

ID=16513363

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59205827A Granted JPS6184136A (ja) 1984-10-01 1984-10-01 スリツプ制御回路

Country Status (1)

Country Link
JP (1) JPS6184136A (2)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6461139A (en) * 1987-08-31 1989-03-08 Nec Corp Data signal phase correcting circuit
ATE124582T1 (de) * 1988-10-14 1995-07-15 Digital Equipment Corp Verfahren und anordnung zur wahrnehmung bevorstehender überläufe und/oder unterschreitungen eines elastischen puffers.

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5728990A (en) * 1980-07-29 1982-02-16 Ngk Spark Plug Co Ltd Heat pipe

Also Published As

Publication number Publication date
JPS6184136A (ja) 1986-04-28

Similar Documents

Publication Publication Date Title
JPH0564495B2 (2)
KR100253565B1 (ko) 동기식 기억소자의 양방향 데이타 입출력 회로 및 그 제어방법
JP3241663B2 (ja) クロック乗替回路
JPS603251B2 (ja) 同期方式
JPH10257034A (ja) 無瞬断切替装置
SU1372330A1 (ru) Устройство дл св зи микропроцессора с внешними устройствами
JP2758736B2 (ja) セル位相乗換回路
JPS6331244A (ja) ル−プ伝送装置
JP2626476B2 (ja) フレームアライナ
JP3484660B2 (ja) バッファメモリ容量不足検出回路
JP2617575B2 (ja) データ速度変換回路
SU1215133A1 (ru) Трехканальное резервированное запоминающее устройство
JPS581917Y2 (ja) 複数記憶回路の位相同期回路
JP2701741B2 (ja) 二重化・一重化切替方式
JP2713222B2 (ja) メモリ監視装置
JP2720527B2 (ja) 二重化制御回路
JP2814924B2 (ja) フレームアライナ制御方法
JPH02119334A (ja) パルススタッフ同期回路
JPH0666766B2 (ja) フレ−ムアライナ回路
JPH10257035A (ja) 伝送装置
JPH04311120A (ja) フレームアライナ回路
JPH0496535A (ja) クロック乗換え装置
JPS62290222A (ja) 位相整列回路
JPH0340536A (ja) Ｆｉｆｏメモリ出力断検出リセット方式
JPH08153033A (ja) データ転送回路