JPS6184136A - スリツプ制御回路 - Google Patents

スリツプ制御回路

Info

Publication number
JPS6184136A
JPS6184136A JP59205827A JP20582784A JPS6184136A JP S6184136 A JPS6184136 A JP S6184136A JP 59205827 A JP59205827 A JP 59205827A JP 20582784 A JP20582784 A JP 20582784A JP S6184136 A JPS6184136 A JP S6184136A
Authority
JP
Japan
Prior art keywords
circuit
phase
state
width
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59205827A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0564495B2 (2
Inventor
Hideaki Funae
船江　英章
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59205827A priority Critical patent/JPS6184136A/ja
Publication of JPS6184136A publication Critical patent/JPS6184136A/ja
Publication of JPH0564495B2 publication Critical patent/JPH0564495B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59205827A 1984-10-01 1984-10-01 スリツプ制御回路 Granted JPS6184136A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59205827A JPS6184136A (ja) 1984-10-01 1984-10-01 スリツプ制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59205827A JPS6184136A (ja) 1984-10-01 1984-10-01 スリツプ制御回路

Publications (2)

Publication Number Publication Date
JPS6184136A true JPS6184136A (ja) 1986-04-28
JPH0564495B2 JPH0564495B2 (2) 1993-09-14

Family

ID=16513363

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59205827A Granted JPS6184136A (ja) 1984-10-01 1984-10-01 スリツプ制御回路

Country Status (1)

Country Link
JP (1) JPS6184136A (2)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6461139A (en) * 1987-08-31 1989-03-08 Nec Corp Data signal phase correcting circuit
JPH02502780A (ja) * 1988-10-14 1990-08-30 ディジタル　イクイプメント　コーポレーション 変通性バッファに差し迫ったオーバーフロー及び／又はアンダーランを探知する方法と装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5728990A (en) * 1980-07-29 1982-02-16 Ngk Spark Plug Co Ltd Heat pipe

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5728990A (en) * 1980-07-29 1982-02-16 Ngk Spark Plug Co Ltd Heat pipe

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6461139A (en) * 1987-08-31 1989-03-08 Nec Corp Data signal phase correcting circuit
JPH02502780A (ja) * 1988-10-14 1990-08-30 ディジタル　イクイプメント　コーポレーション 変通性バッファに差し迫ったオーバーフロー及び／又はアンダーランを探知する方法と装置

Also Published As

Publication number Publication date
JPH0564495B2 (2) 1993-09-14

Similar Documents

Publication Publication Date Title
JPS6184136A (ja) スリツプ制御回路
SU1200292A1 (ru) Резервированное вычислительное устройство
JP2617575B2 (ja) データ速度変換回路
JPS6294050A (ja) 二重化装置切替方式
JP2788758B2 (ja) Ｆｉｆｏメモリ出力断検出リセット方式
JPH10257034A (ja) 無瞬断切替装置
JPS603251B2 (ja) 同期方式
JP2734613B2 (ja) 障害情報収集方式
JPH083078Y2 (ja) デジタル多重化装置におけるａｉｓ送出回路
JP3241663B2 (ja) クロック乗替回路
JP2670105B2 (ja) データ発生装置
SU1003064A1 (ru) Устройство дл обмена информацией
JP2793456B2 (ja) 伝送路切替方式
JPS615363A (ja) 共有メモリの制御装置
SU1529290A1 (ru) Блок пам ти
SU1264206A1 (ru) Устройство коммутации дл систем многоканального контрол и управлени
JP2758736B2 (ja) セル位相乗換回路
JPH0556699B2 (2)
JPS6225539A (ja) 高速デジタルインタフエ−スの疑似障害設定方式
JPS60128837A (ja) 系統情報記録装置
JPS6331244A (ja) ル−プ伝送装置
JPH0528538B2 (2)
JPH0417573B2 (2)
JPS60187163A (ja) バツフアメモリ回路
JPS59161144A (ja) フレ−ム同期化回路