JPH06222989A - コピーバックキャッシュタグメモリ - Google Patents
コピーバックキャッシュタグメモリInfo
- Publication number
- JPH06222989A JPH06222989A JP5298443A JP29844393A JPH06222989A JP H06222989 A JPH06222989 A JP H06222989A JP 5298443 A JP5298443 A JP 5298443A JP 29844393 A JP29844393 A JP 29844393A JP H06222989 A JPH06222989 A JP H06222989A
- Authority
- JP
- Japan
- Prior art keywords
- cache
- data
- memory
- tag
- entry
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US98286292A | 1992-11-30 | 1992-11-30 | |
| US982862 | 1992-11-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH06222989A true JPH06222989A (ja) | 1994-08-12 |
Family
ID=25529579
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5298443A Pending JPH06222989A (ja) | 1992-11-30 | 1993-11-29 | コピーバックキャッシュタグメモリ |
Country Status (2)
| Country | Link |
|---|---|
| EP (1) | EP0604030A3 (fr) |
| JP (1) | JPH06222989A (fr) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113268384A (zh) * | 2021-04-30 | 2021-08-17 | 瑞芯微电子股份有限公司 | 一种标记空间异常检测方法及存储介质 |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10956339B2 (en) * | 2016-07-14 | 2021-03-23 | Advanced Micro Devices, Inc. | System and method for storing cache location information for cache entry transfer |
| CN118349280B (zh) * | 2024-06-14 | 2024-08-30 | 北京微核芯科技有限公司 | 存数指令调度方法、装置、设备和存储介质 |
-
1993
- 1993-11-29 EP EP93309498A patent/EP0604030A3/fr not_active Withdrawn
- 1993-11-29 JP JP5298443A patent/JPH06222989A/ja active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113268384A (zh) * | 2021-04-30 | 2021-08-17 | 瑞芯微电子股份有限公司 | 一种标记空间异常检测方法及存储介质 |
| CN113268384B (zh) * | 2021-04-30 | 2022-05-13 | 瑞芯微电子股份有限公司 | 一种标记空间异常检测方法及存储介质 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0604030A2 (fr) | 1994-06-29 |
| EP0604030A3 (fr) | 1995-03-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5513335A (en) | Cache tag memory having first and second single-port arrays and a dual-port array | |
| US5325504A (en) | Method and apparatus for incorporating cache line replacement and cache write policy information into tag directories in a cache system | |
| EP0735480B1 (fr) | Système d'ordinateur à antémémoire cohérente minimisant des opérations d'invalidation et de recopie | |
| US6021468A (en) | Cache coherency protocol with efficient write-through aliasing | |
| US7032074B2 (en) | Method and mechanism to use a cache to translate from a virtual bus to a physical bus | |
| US5249284A (en) | Method and system for maintaining data coherency between main and cache memories | |
| EP0347040B1 (fr) | Système de mémoire de données | |
| US6981106B1 (en) | System and method for accelerating ownership within a directory-based memory system | |
| KR100273039B1 (ko) | 멀티프로세서 데이터 처리 시스템의 캐쉬 일관성을 유지하기위한 캐쉬 일관성 프로토콜 제공 방법 및시스템 | |
| EP0777183B1 (fr) | Système d'ordinateur à antémémoire | |
| US6079030A (en) | Memory state recovering apparatus | |
| JPH07281955A (ja) | マルチプロセッサーシステムのスヌープ回路 | |
| JPS6042503B2 (ja) | 多重処理システムにおけるキヤツシユ制御機構 | |
| JP3236287B2 (ja) | マルチプロセッサシステム | |
| US7325102B1 (en) | Mechanism and method for cache snoop filtering | |
| US5678025A (en) | Cache coherency maintenance of non-cache supporting buses | |
| JPH09237223A (ja) | バスブリッジを用いたコンピュータシステム | |
| JPH06259323A (ja) | デュアルポートデータキャッシュメモリ | |
| JP3009430B2 (ja) | プロセッサおよびそのキャッシュメモリ制御方法 | |
| US7464227B2 (en) | Method and apparatus for supporting opportunistic sharing in coherent multiprocessors | |
| WO1997004392A1 (fr) | Dispositif d'antememoire partagee | |
| JPH04357539A (ja) | 2重ポートのキャッシュタグメモリデバイス | |
| JPH02184946A (ja) | キヤツシユ・バイパス装置 | |
| JPH06222989A (ja) | コピーバックキャッシュタグメモリ | |
| EP0404128A2 (fr) | Système multiprocesseur à antémémoire hiérarchique |