JPH0719168Y2 - フォトダイオ−ドアレイの取付装置 - Google Patents
フォトダイオ−ドアレイの取付装置Info
- Publication number
- JPH0719168Y2 JPH0719168Y2 JP1987090348U JP9034887U JPH0719168Y2 JP H0719168 Y2 JPH0719168 Y2 JP H0719168Y2 JP 1987090348 U JP1987090348 U JP 1987090348U JP 9034887 U JP9034887 U JP 9034887U JP H0719168 Y2 JPH0719168 Y2 JP H0719168Y2
- Authority
- JP
- Japan
- Prior art keywords
- guide pin
- photodiode array
- chip
- pda
- mounting device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Analogue/Digital Conversion (AREA)
- Transmission And Conversion Of Sensor Element Output (AREA)
- Optical Transform (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Die Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987090348U JPH0719168Y2 (ja) | 1987-06-12 | 1987-06-12 | フォトダイオ−ドアレイの取付装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987090348U JPH0719168Y2 (ja) | 1987-06-12 | 1987-06-12 | フォトダイオ−ドアレイの取付装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63200337U JPS63200337U (2) | 1988-12-23 |
| JPH0719168Y2 true JPH0719168Y2 (ja) | 1995-05-01 |
Family
ID=30950124
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1987090348U Expired - Lifetime JPH0719168Y2 (ja) | 1987-06-12 | 1987-06-12 | フォトダイオ−ドアレイの取付装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0719168Y2 (2) |
-
1987
- 1987-06-12 JP JP1987090348U patent/JPH0719168Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63200337U (2) | 1988-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4941255A (en) | Method for precision multichip assembly | |
| JP2534412B2 (ja) | 素子対の位置合せ装置及びその方法 | |
| US6309943B1 (en) | Precision marking and singulation method | |
| US6744134B2 (en) | Use of a reference fiducial on a semiconductor package to monitor and control a singulation method | |
| US5345529A (en) | Method for assembly of an optical fiber connective device | |
| US6869829B2 (en) | Semiconductor chip, chip-on-chip structure device, and assembling method thereof | |
| US6441504B1 (en) | Precision aligned and marked structure | |
| US5964397A (en) | Passive alignment of components with micromachined tool | |
| US20040023466A1 (en) | Stacked wafer aligment method | |
| CN100421231C (zh) | 校准焊头的方法 | |
| JPH0719168Y2 (ja) | フォトダイオ−ドアレイの取付装置 | |
| JPH06283663A (ja) | 半導体チップどうしを整合するための方法 | |
| JPH0233979A (ja) | 光半導体装置 | |
| JPH0587949U (ja) | 半導体チップ | |
| JP2538058B2 (ja) | 半導体チップのパタ―ン認識方法 | |
| WO1998043290A1 (en) | Method for manufacturing semiconductor apparatus, and film carrier tape | |
| JPH0851254A (ja) | 半導体装置の組み立て方法及び組み立て装置 | |
| JP5300168B2 (ja) | チップの実装方法 | |
| JPS62188293A (ja) | 半導体レ−ザ装置 | |
| JPS63296226A (ja) | センサ用集積回路の製造方法 | |
| JPH10303466A (ja) | 光半導体装置及び製造方法 | |
| JPS61214528A (ja) | 電子装置およびその製造装置 | |
| JPH10206699A (ja) | 光伝送モジュール用基板およびその製造方法ならびに光伝送モジュール | |
| KR20030070552A (ko) | 부품들의 어레이를 처리하기 위한 방법 및 장치 | |
| JPH1026634A (ja) | ダイヤフラム型加速度センサの製造方法 |