JPH0936426A - Method for producing group 3-5 compound semiconductor - Google Patents
Method for producing group 3-5 compound semiconductorInfo
- Publication number
- JPH0936426A JPH0936426A JP18017095A JP18017095A JPH0936426A JP H0936426 A JPH0936426 A JP H0936426A JP 18017095 A JP18017095 A JP 18017095A JP 18017095 A JP18017095 A JP 18017095A JP H0936426 A JPH0936426 A JP H0936426A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- group
- compound semiconductor
- type
- producing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Semiconductor Lasers (AREA)
- Led Devices (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
(57)【要約】
【課題】発光素子の輝度、発光効率を高めることが可能
な3−5族化合物半導体の製造方法を提供する。
【解決手段】一般式Inx Gay Alz N(x+y+z
=1、0≦x≦1、0≦y≦1、0≦z≦1)で表され
る3−5族化合物半導体の積層構造を含み、該積層構造
の中にp型の層を少なくとも1層含む3−5族化合物半
導体を、3族有機金属化合物と分子中にNを有する化合
物とを原料とし、有機金属気相成長法により反応管内で
成長させて3−5族化合物半導体を製造する方法におい
て、p型の層を成長する工程の前に、p型ドーパント原
料を供給し3族原料は供給しない工程を有することを特
徴とする3−5族化合物半導体の製造方法。
(57) Abstract: A method for producing a Group 3-5 compound semiconductor capable of increasing the brightness and the luminous efficiency of a light emitting device is provided. A general formula In x Ga y Al z N (x + y + z
= 1, 0 ≦ x ≦ 1, 0 ≦ y ≦ 1, 0 ≦ z ≦ 1), and includes at least one p-type layer in the stacked structure. A Group 3-5 compound semiconductor containing layers is grown in a reaction tube by a metalorganic vapor phase epitaxy method using a Group 3 organometallic compound and a compound having N in the raw material as a raw material to produce a Group 3-5 compound semiconductor. A method for producing a Group 3-5 compound semiconductor, comprising the step of supplying a p-type dopant material and not supplying a Group 3 material before the step of growing the p-type layer.
Description
【0001】[0001]
【発明の属する技術分野】本発明は気相成長法による3
−5族化合物半導体の製造方法に関する。特に、発光素
子に用いる3−5族化合物半導体の製造方法に関する。FIELD OF THE INVENTION The present invention is based on a vapor phase growth method.
-5 Group compound semiconductor manufacturing method. In particular, the present invention relates to a method for manufacturing a 3-5 group compound semiconductor used for a light emitting device.
【0002】[0002]
【従来の技術】従来、青色の発光ダイオードとして一般
式Inx Gay Alz N(ただし、x+y+z=1、0
≦x≦1、0≦y≦1、0≦z≦1)で表される3−5
族化合物半導体を用いたものが利用されている。該3−
5族化合物半導体は直接遷移型であることから発光効率
が高いこと、In濃度により黄色から紫、紫外線領域ま
での発光波長で発光可能であることから、特に短波長発
光素子用途に有用である。2. Description of the Related Art Conventionally, a general formula In x Ga y Al z N (where x + y + z = 1,0) is used as a blue light emitting diode.
≦ x ≦ 1, 0 ≦ y ≦ 1, 0 ≦ z ≦ 1) 3-5
Those using group compound semiconductors are used. The 3-
Group 5 compound semiconductors are of a direct transition type and thus have high emission efficiency, and can emit light with emission wavelengths from yellow to violet and ultraviolet regions depending on the In concentration. Therefore, they are particularly useful for short wavelength light emitting device applications.
【0003】該3−5族化合物半導体の製造方法として
は、分子線エピタキシー(以下、MBEと記すことがあ
る。)法、有機金属気相成長(以下、MOVPEと記す
ことがある。)法、ハイドライド気相成長(以下、HV
PEと記すことがある。)法などが用いられている。こ
のうちMOVPE法とは、常圧あるいは減圧中に置かれ
た基板を加熱して、3族元素を含む有機金属化合物と5
族元素を含む原料を気相状態で供給して、基板上で熱分
解反応をさせ、半導体膜を成長させる方法である。この
MOVPE法は、大面積に均一で高品質な該3−5族化
合物半導体が成長できる点で重要である。As a method for producing the 3-5 group compound semiconductor, a molecular beam epitaxy (hereinafter sometimes referred to as MBE) method, a metal organic chemical vapor deposition (hereinafter sometimes referred to as MOVPE) method, Hydride vapor phase growth (hereinafter, HV
Sometimes referred to as PE. ) Method is used. Among them, the MOVPE method is a method in which a substrate placed under normal pressure or reduced pressure is heated to form an organic metal compound containing a Group 3 element and
In this method, a raw material containing a group element is supplied in a vapor phase state to cause a thermal decomposition reaction on a substrate to grow a semiconductor film. This MOVPE method is important in that it is possible to grow a uniform and high-quality 3-5 group compound semiconductor on a large area.
【0004】ところで発光素子の発光効率を高める方法
として、p型とn型の半導体層の間に、発光層を挟み、
発光層のバンドギャップよりも大きなバンドギャップを
有する層が発光層の両側で接する構造とした、いわゆる
ダブルヘテロ構造を利用することが広く知られている。
しかしながら、MOVPE法で作製される3−5族化合
物半導体では急峻なpn接合界面を作製することが非常
に難しいために、ダブルヘテロ構造の素子においても、
輝度、発光効率はいまだ充分ではなかった。By the way, as a method of increasing the luminous efficiency of a light emitting device, a light emitting layer is sandwiched between p-type and n-type semiconductor layers.
It is widely known to use a so-called double hetero structure in which a layer having a band gap larger than that of the light emitting layer is in contact with each other on both sides of the light emitting layer.
However, since it is very difficult to form a steep pn junction interface in a 3-5 group compound semiconductor manufactured by the MOVPE method, even in an element having a double hetero structure,
The brightness and luminous efficiency were still insufficient.
【0005】[0005]
【発明が解決しようとする課題】本発明の目的は、発光
素子の輝度、発光効率を高めることが可能な3−5族化
合物半導体の製造方法を提供することにある。SUMMARY OF THE INVENTION It is an object of the present invention to provide a method for manufacturing a Group 3-5 compound semiconductor capable of increasing the brightness and luminous efficiency of a light emitting device.
【0006】[0006]
【課題を解決するための手段】本発明者らは、該3−5
族化合物半導体のダブルへテロ構造の発光素子について
種々検討の結果、p型層の成長界面での急峻性を改良す
る目的で、p型層を成長する前にp型ドーパント原料を
供給し、3族原料は供給しない工程(以後、空流し工程
と記すことがある。)を設けると、発光素子の発光効率
が飛躍的に向上することを見いだし、本発明に至った。Means for Solving the Problems The present inventors
As a result of various studies on a light emitting device having a double hetero structure of a group compound semiconductor, in order to improve the steepness at the growth interface of the p-type layer, a p-type dopant material is supplied before growing the p-type layer. It was found that the luminous efficiency of the light emitting element was dramatically improved by providing a step of not supplying the group raw material (hereinafter, sometimes referred to as a blank flow step), and the present invention was completed.
【0007】すなわち本発明は次に記す発明である。 〔1〕一般式Inx Gay Alz N(x+y+z=1、
0≦x≦1、0≦y≦1、0≦z≦1)で表される3−
5族化合物半導体の積層構造を含み、該積層構造の中に
p型の層を少なくとも1層含む3−5族化合物半導体
を、3族有機金属化合物と分子中にNを有する化合物と
を原料とし、有機金属気相成長法により反応管内で成長
させて3−5族化合物半導体を製造する方法において、
p型の層を成長する工程の前に、p型ドーパント原料を
供給し3族原料は供給しない工程を有することを特徴と
する3−5族化合物半導体の製造方法。 〔2〕p型ドーパントがMgであることを特徴とする
〔1〕記載の3−5族化合物半導体の製造方法。That is, the present invention is the invention described below. [1] general formula In x Ga y Al z N ( x + y + z = 1,
0 ≦ x ≦ 1, 0 ≦ y ≦ 1, 0 ≦ z ≦ 1) 3-
A group III-V compound semiconductor including a layered structure of a group V compound semiconductor, in which at least one p-type layer is included in the layered structure, using a group III organometallic compound and a compound having N in the molecule as raw materials. , A method for producing a Group 3-5 compound semiconductor by growing in a reaction tube by metalorganic vapor phase epitaxy,
A method for producing a Group 3-5 compound semiconductor, comprising a step of supplying a p-type dopant material and not supplying a Group 3 material before the step of growing the p-type layer. [2] The method for producing a Group 3-5 compound semiconductor according to [1], wherein the p-type dopant is Mg.
【0008】〔3〕3−5族化合物半導体が、n型の第
1の層と、p型の第2の層と、前記2層の間に挾まれた
少なくとも1層の第3の層とを含み、第3の層が該層の
両側でこれよりもバンドギャップの大きな2つの層と接
してなることを特徴とする〔1〕または〔2〕記載の3
−5族化合物半導体の製造方法。 〔4〕第3の層の層厚が5Å以上90Å以下であること
を特徴とする〔3〕記載の3−5族化合物半導体の製造
方法。 〔5〕第3の層の層中に含まれるSi、Ge、Mg、Z
nおよびCdの各濃度がいずれも1×1019cm-3以下
であることを特徴とする〔3〕記載の3−5族化合物半
導体の製造方法。[3] A Group 3-5 compound semiconductor comprises an n-type first layer, a p-type second layer, and at least one third layer sandwiched between the two layers. And the third layer is in contact with two layers having a bandgap larger than the third layer on both sides of the third layer. [1] or [2]
-5 Group compound semiconductor manufacturing method. [4] The method for producing a Group 3-5 compound semiconductor according to [3], wherein the third layer has a layer thickness of 5 Å or more and 90 Å or less. [5] Si, Ge, Mg, Z contained in the layer of the third layer
Each of the concentrations of n and Cd is 1 × 10 19 cm −3 or less, and the method for producing a Group 3-5 compound semiconductor according to [3], wherein
【0009】次に、本発明を詳細に説明する。該3−5
族化合物半導体はバルク成長では良好な結晶が得られな
いため、該3−5族化合物半導体そのものを基板として
用いるホモエピタキシャル成長は困難である。このため
該3−5族化合物半導体の結晶成長用基板としては、サ
ファイア、ZnO、GaAs、Si、SiC等が用いら
れる。特に、サファイアは、AlN等のバッファ層を用
いることで結晶性の良好な該3−5族化合物半導体を成
長できるため好ましい。Next, the present invention will be described in detail. The 3-5
Since good crystals cannot be obtained by bulk growth of group III compound semiconductors, it is difficult to perform homoepitaxial growth using the group III-5 compound semiconductor itself as a substrate. Therefore, sapphire, ZnO, GaAs, Si, SiC or the like is used as a substrate for crystal growth of the Group 3-5 compound semiconductor. In particular, sapphire is preferable because the group 3-5 compound semiconductor having good crystallinity can be grown by using a buffer layer such as AlN.
【0010】本発明では、以下のような原料を用いるこ
とができる。3族原料としては、トリメチルガリウム
[(CH3 )3 Ga、以下TMGと記すことがあ
る。]、トリエチルガリウム[(C2 H5 )3 Ga、以
下TEGと記すことがある。]等の一般式R1 R2 R3
Ga(ここでR1 、R2 、R3 は低級アルキル基を示
す。)で表されるトリアルキルガリウム;トリメチルア
ルミニウム[(CH3 )3 Al]、トリエチルアルミニ
ウム[(C2 H5 )3 Al、以下TEAと記すことがあ
る。]、トリイソブチルアルミニウム[(i−C
4 H9 ) 3 Al]等の一般式R1 R2 R3 Al(ここで
R1 、R2 、R3 は低級アルキル基を示す。)で表され
るトリアルキルアルミニウム;トリメチルアミンアラン
[(CH3 )3 N:AlH3 ];トリメチルインジウム
[(CH3 )3 In、以下TMIと記すことがあ
る。]、トリエチルインジウム[(C2 H5 )3 In]
等の一般式R1 R2 R3 In(ここでR1 、R2 、R3
は低級アルキル基を示す。)で表されるトリアルキルイ
ンジウム等が挙げられる。これらは単独または混合して
用いられる。In the present invention, the following raw materials are used.
Can be. Trimethylgallium as Group 3 raw material
[(CHThree)ThreeGa, sometimes referred to as TMG
You. ], Triethylgallium [(CTwoHFive)ThreeGa, less
Sometimes referred to as a lower TEG. General formula R such as1RTwoRThree
Ga (where R1, RTwo, RThreeIs a lower alkyl group
You. ) Trialkylgallium represented by
Luminium [(CHThree)ThreeAl], triethylaluminium
Umm [(CTwoHFive)ThreeAl, sometimes referred to as TEA below
You. ], Triisobutylaluminum [(i-C
FourH9) ThreeAl] etc.1RTwoRThreeAl (here
R1, RTwo, RThreeRepresents a lower alkyl group. )
Trialkyl aluminum; trimethylamine alane
[(CHThree)ThreeN: AlHThree]; Trimethylindium
[(CHThree)ThreeIn, sometimes referred to as TMI below
You. ], Triethylindium [(CTwoHFive)ThreeIn]
General formula R such as1RTwoRThreeIn (where R1, RTwo, RThree
Represents a lower alkyl group. ) Trialkyl group represented by
And the like. These can be used alone or as a mixture
Used.
【0011】次に、5族原料としては、アンモニア、ヒ
ドラジン、メチルヒドラジン、1、1−ジメチルヒドラ
ジン、1、2−ジメチルヒドラジン、t−ブチルアミ
ン、エチレンジアミンなどが挙げられる。これらは単独
または混合して用いられる。これらの原料のうち、アン
モニアとヒドラジンは分子中に炭素原子を含まないた
め、半導体中への炭素の汚染が少なく好適である。該3
−5族化合物半導体のp型ドーパントとして、2族元素
が好ましい。具体的にはMg、Zn、Cd、Hg、Be
が挙げられるが、このなかでは低抵抗のp型のものが作
りやすいMgが好ましい。Next, examples of the Group 5 raw materials include ammonia, hydrazine, methylhydrazine, 1,1-dimethylhydrazine, 1,2-dimethylhydrazine, t-butylamine, ethylenediamine and the like. These may be used alone or as a mixture. Among these raw materials, ammonia and hydrazine do not contain a carbon atom in the molecule, so that the contamination of the semiconductor with carbon is small and suitable. The 3
As the p-type dopant of the -5 group compound semiconductor, a 2 group element is preferable. Specifically, Mg, Zn, Cd, Hg, Be
Among these, Mg is preferable because it is easy to form a low resistance p-type.
【0012】Mgドーパントの原料としては、ビスシク
ロペンタジエニルマグネシウム(以下、Cp2 Mgと記
すことがある。)、ビスメチルシクロペンタジエニルマ
グネシウム、ビスエチルシクロペンタジエニルマグネシ
ウム、ビスn−プロピルシクロペンタジエニルマグネシ
ウム、ビスi−プロピルシクロペンタジエニルマグネシ
ウム等の一般式(RC5 H4 )2 Mg(ここでRはHま
たは炭素数1以上4以下の低級アルキル基を示す。)で
表される有機金属化合物が、適当な蒸気圧を有するため
に好適である。As the raw material of the Mg dopant, biscyclopentadienyl magnesium (hereinafter sometimes referred to as Cp 2 Mg), bismethylcyclopentadienyl magnesium, bisethylcyclopentadienyl magnesium, bis n-propyl. Tables represented by general formula (RC 5 H 4 ) 2 Mg (wherein R represents H or a lower alkyl group having 1 to 4 carbon atoms) such as cyclopentadienyl magnesium and bis i-propylcyclopentadienyl magnesium. The organometallic compounds mentioned are suitable because they have a suitable vapor pressure.
【0013】該3−5族化合物半導体のn型ドーパント
として、4族元素と6族元素が好ましい。具体的にはS
i、Ge、Oが挙げられるが、この中では低抵抗のn型
がつくりやすく、原料純度の高いものが得られるSiが
好ましい。Siドーパントの原料としては、SiH4 、
Si2 H6 などが好適である。The n-type dopant of the 3-5 group compound semiconductor is preferably a group 4 element or a group 6 element. Specifically, S
Examples thereof include i, Ge, and O. Among these, Si is preferable because n-type with low resistance is easily formed and a material with high purity is obtained. As a raw material of the Si dopant, SiH 4 ,
Si 2 H 6 and the like are preferable.
【0014】本発明の3−5族化合物半導体の製造方法
は、p型の半導体層を成長する工程の前に、p型ドーパ
ント原料を供給し3族原料は供給しない工程を有するこ
とを特徴とする(空流し工程)。この空流し工程は、図
1に示す概念図のように、p型層の成長工程の前に行わ
れる工程であり、p型ドーパント原料を供給し、かつ3
族原料を供給しない工程である。空流し工程とその後に
行うp型層の成長工程は、連続して行っても、時間間隔
をおいて行ってもよい(図1の場合)が、結晶の品質の
変化を防ぐために、時間間隔はできるだけ短い方がよ
く、連続して行うのが好ましい。また、空流し工程にお
けるp型ドーパント原料の流量は、p型層の成長工程に
おけるp型ドーパント原料の流量と同じであっても、異
なっていてもよいが、連続して両工程を行う場合には流
量の変動があると、結晶の品質低下を引き起こす恐れが
あるので、流量の変動はない方が好ましい。The method for producing a group 3-5 compound semiconductor of the present invention is characterized by including a step of supplying a p-type dopant material and not supplying a group 3 material before the step of growing the p-type semiconductor layer. Do (empty process). As shown in the conceptual diagram of FIG. 1, this idling step is a step performed before the step of growing the p-type layer, supplies the p-type dopant material, and
This is a process in which no group raw material is supplied. The flushing step and the subsequent p-type layer growth step may be performed continuously or at time intervals (in the case of FIG. 1), but in order to prevent a change in crystal quality, the time interval is Is preferably as short as possible and is preferably carried out continuously. The flow rate of the p-type dopant material in the blank-flow step may be the same as or different from the flow rate of the p-type dopant material in the step of growing the p-type layer. Since there is a risk that the quality of the crystal will deteriorate if the flow rate fluctuates, it is preferable that the flow rate does not fluctuate.
【0015】空流し工程における反応管内の温度は、そ
の後で行うp型層の成長温度と同じであっても、異なっ
ていてもよいが、同じ温度の方がさらに好ましい。空流
し工程の温度がp型層の成長温度と異なる場合には昇
温、または降温のために必要な時間の分だけ成長時間が
長くなる上に、温度を変える間に、空流し工程までに成
長した結晶の品質が低下してしまうことがあるので好ま
しくない。空流し工程における反応管内の圧力は、その
後に行うp型層の成長時における圧力と同じであって
も、異なっていてもよいが、同じ圧力の方が両工程を連
続して行え、しかも成長プロセスの煩雑さを低減できる
のでさらに好ましい 空流し工程において、5族原料ガスは同時に供給して
も、しなくてもよい。ただし、空流し工程の温度が65
0℃以上の場合には、5族原料ガスの供給をしないと、
この工程の前までに成長した結晶の品質が低下してしま
うことがあるので5族原料ガスは同時に供給する方が好
ましい。The temperature in the reaction tube in the idling step may be the same as or different from the growth temperature of the p-type layer to be performed thereafter, but the same temperature is more preferable. When the temperature of the idling process is different from the growth temperature of the p-type layer, the growth time is lengthened by the time required for raising or lowering the temperature, and during the idling process while the temperature is changed. This is not preferable because the quality of the grown crystal may deteriorate. The pressure in the reaction tube in the idling step may be the same as or different from the pressure during the subsequent growth of the p-type layer, but the same pressure allows both steps to be performed continuously and the growth Since the complexity of the process can be reduced, the Group 5 source gas may or may not be supplied at the same time in the more preferable empty flow step. However, the temperature of the idling process is 65
When the temperature is 0 ° C or higher, if the Group 5 source gas is not supplied,
Since the quality of the crystals grown before this step may deteriorate, it is preferable to supply the Group 5 source gas at the same time.
【0016】空流し工程での主な制御因子としては、p
型ドーパント原料の種類、流量、供給時間、温度および
圧力等がある。これらの制御因子の好ましい範囲は、成
長装置によって変化するため、一概に好ましい範囲を特
定することはできないが、成長装置が大きくなるに従
い、好ましい範囲の流量は大きくなる方向に、供給時間
は長くなる方向に変化する。The main control factor in the idling process is p
Type of dopant material, flow rate, supply time, temperature and pressure. Since the preferable range of these control factors varies depending on the growth apparatus, it is not possible to specify the preferable range unconditionally, but as the growth apparatus becomes larger, the flow rate in the preferable range increases and the supply time becomes longer. Change direction.
【0017】Mg原料の流量の好ましい範囲の例とし
て、本発明者らの用いた装置における範囲をあげると、
ビスシクロペンタジエニルマグネシウムを使用する場
合、原料バブラーを30℃に保持した状態で、キャリア
ガス流量50sccm以上、500sccm以下であ
る。50sccmより少なくても、500sccmより
多くてもこの工程を設ける効果が得られず好ましくな
い。ここで、sccmは気体の流量の単位で、1分当た
り標準状態で1ccの体積を占める重量の気体が流れて
いることを示す。As an example of the preferable range of the flow rate of the Mg raw material, the range in the apparatus used by the present inventors will be given.
When biscyclopentadienyl magnesium is used, the carrier gas flow rate is 50 sccm or more and 500 sccm or less with the raw material bubbler kept at 30 ° C. If it is less than 50 sccm or more than 500 sccm, the effect of providing this step cannot be obtained, which is not preferable. Here, sccm is a unit of the flow rate of the gas, and shows that a weight of gas occupies a volume of 1 cc in a standard state per minute.
【0018】Mg原料供給時間の好ましい例として、本
発明者らの用いた装置における範囲を挙げると、110
0℃、常圧、流量200sccmの条件でビスシクロペ
ンタジエニルマグネシウムを用いた空流し工程を行う場
合、1秒以上3分未満であり、さらに好ましくは10秒
以上2分以下である。1秒よりも短くても、3分以上長
くても、この工程の効果が得られず好ましくない。空流
し工程の好ましい温度範囲は600℃以上1200℃以
下である。600℃よりも低い温度でも、1200℃よ
りも高い温度でも、この工程の効果が得られず好ましく
ない。As a preferable example of the Mg raw material supply time, the range in the apparatus used by the present inventors is 110.
When the idling process using biscyclopentadienylmagnesium is carried out under the conditions of 0 ° C., atmospheric pressure and a flow rate of 200 sccm, it is 1 second or more and less than 3 minutes, more preferably 10 seconds or more and 2 minutes or less. If it is shorter than 1 second or longer than 3 minutes, the effect of this step cannot be obtained, which is not preferable. The preferred temperature range of the idling step is 600 ° C or higher and 1200 ° C or lower. Even if the temperature is lower than 600 ° C. or higher than 1200 ° C., the effect of this step cannot be obtained, which is not preferable.
【0019】本発明の3−5族化合物半導体の製造方法
により得られる3−5族化合物半導体として、n型の第
1の層およびp型ドーパントをドープした第2の層で、
発光層である第3の層を挟んだ構造を有しているものが
挙げられる。第1の層および第2の層から電荷を注入
し、第3の層で電荷を再結合させ、発光させることがで
きる。特に、第3の層がこれよりバンドギャップの大き
い2つの層に接して挟まれているいわゆるダブルヘテロ
構造は、電荷を第3の層に閉じ込める効果があるため、
発光効率を高くできるので好ましい。ただし、該積層構
造中に2つ以上のp型の層の間にn型の層がある場合、
または2つ以上のn型の層の間にp型の層がある場合、
積層構造中に互いに逆向きのpn接合ができるため、ダ
イオードとしての電気特性が低下することになるので好
ましくない。該3−5族化合物半導体は、バンドギャッ
プが5eVを越えると高抵抗となり、電荷の移動が困難
となるため、該3−5族化合物半導体における積層構造
のいずれの層もバンドギャップは5eV以下であること
が好ましい。本発明における3−5族化合物半導体でダ
ブルヘテロ構造により効率良く第3の層に電荷を閉じ込
めるためには、第3の層に接する2つの層のバンドギャ
ップは第3の層のバンドギャップより0.1eV以上大
きいことが好ましい。さらに好ましくは0.3eV以上
である。As a 3-5 group compound semiconductor obtained by the method for producing a 3-5 group compound semiconductor of the present invention, an n-type first layer and a second layer doped with a p-type dopant,
One having a structure in which a third layer which is a light emitting layer is sandwiched is given. Charges can be injected from the first layer and the second layer, and the charges can be recombined in the third layer to emit light. In particular, a so-called double hetero structure in which the third layer is sandwiched in contact with two layers having a larger band gap than this has the effect of confining charges in the third layer.
It is preferable because the luminous efficiency can be increased. However, when there is an n-type layer between two or more p-type layers in the laminated structure,
Or if there is a p-type layer between two or more n-type layers,
Since pn junctions opposite to each other can be formed in the laminated structure, the electrical characteristics of the diode are deteriorated, which is not preferable. When the band gap of the 3-5 group compound semiconductor exceeds 5 eV, the resistance becomes high and it becomes difficult to move charges. Therefore, the band gap of all layers of the 3-5 group compound semiconductor is 5 eV or less. Preferably there is. In order to efficiently confine charges in the third layer by the double hetero structure in the Group 3-5 compound semiconductor of the present invention, the band gap of the two layers in contact with the third layer is 0 than the band gap of the third layer. It is preferably larger than 0.1 eV. More preferably, it is 0.3 eV or more.
【0020】第3の層は、発光層として機能する複数の
層からなる層であってもよい。具体的に複数の層からな
る層が発光層として機能する例としては、2つ以上の発
光層がこれよりバンドギャップの大きい層と積層されて
いる構造が挙げられる。The third layer may be a layer composed of a plurality of layers functioning as a light emitting layer. A specific example in which a layer composed of a plurality of layers functions as a light emitting layer is a structure in which two or more light emitting layers are stacked with a layer having a larger band gap.
【0021】発光層である第3の層としてはIn組成が
10%以上の該3−5族化合物半導体が、バンドギャッ
プを可視部にできるため表示用途に好ましい。Alを含
むものは酸素等の不純物を取り込みやすく、発光層とし
て用いた場合、発光効率が下がる場合がある。このよう
な場合には、発光層としてはAlを含まない一般式In
x Gay N(ただし、x+y=1、0<x≦1、0≦y
<1)で表されるものを利用することができる。The third layer, which is a light emitting layer, is preferably a Group 3-5 compound semiconductor having an In composition of 10% or more because it has a bandgap in the visible region and is therefore suitable for display applications. Those containing Al easily take in impurities such as oxygen, and when used as a light emitting layer, the luminous efficiency may be lowered. In such a case, the general formula In containing no Al as the light emitting layer is used.
x Ga y N (provided that, x + y = 1,0 <x ≦ 1,0 ≦ y
The thing represented by <1) can be utilized.
【0022】該3−5族化合物半導体の格子定数は、組
成により大きく変化する。とくにInNの格子定数はG
aNまたはAlNに対して約12%またはそれ以上大き
い。このため、該3−5族化合物半導体の各層の組成に
よっては、層と層との間の格子定数に大きな差が生じる
ことがある。大きな格子不整合がある場合、結晶に欠陥
が生じる場合があり、結晶性を低下させる原因となる。
格子不整合による欠陥の発生を抑えるためには、格子不
整合による歪みの大きさに応じて層の厚さを小さくしな
ければならない。好ましい厚さの範囲は歪みの大きさに
依存する。Ga x Al1-x N(ただし、0≦x≦1)上
にInを10%以上含む該3−5族化合物半導体を積層
する場合、Inを含む層の好ましい厚さは5Å以上50
0Å以下である。Inを含む層の厚さが5Åより小さい
場合、発光効率が充分でなくなる。また、500Åより
大きい場合、欠陥が発生し、やはり発光効率が充分でな
くなる。さらに好ましい厚みの範囲は5Å以上90Å以
下である。The lattice constant of the group 3-5 compound semiconductor is
Change significantly depending on the success. In particular, the lattice constant of InN is G
About 12% larger than aN or AlN
Yes. Therefore, the composition of each layer of the Group 3-5 compound semiconductor is
Therefore, a large difference occurs in the lattice constant between layers.
Sometimes. Crystal defects if there is a large lattice mismatch
May occur, which causes deterioration of crystallinity.
In order to suppress the occurrence of defects due to lattice mismatch, lattice mismatch
Do not reduce layer thickness depending on the amount of strain due to matching.
I have to. The preferred thickness range is the amount of strain
Dependent. Ga xAl1-xN (however, 0 ≦ x ≦ 1)
Layered with the Group 3-5 compound semiconductor containing 10% or more of In
In this case, the preferable thickness of the layer containing In is 5 Å or more and 50
It is less than 0Å. The thickness of the layer containing In is smaller than 5Å
In this case, the luminous efficiency becomes insufficient. Also, from 500Å
If it is large, defects will occur and the luminous efficiency will not be sufficient.
It becomes. More preferable thickness range is 5 Å or more and 90 Å or less
Below.
【0023】第3の層に不純物をドープすることで、第
3の層のバンドギャップとは異なる波長で発光させるこ
とができる。これは不純物からの発光であるため、不純
物発光とよばれる。不純物発光の場合、発光波長は第3
の層の3族元素の組成と不純物元素により決まる。この
場合、第3の層のIn組成は5%以上が好ましい。In
組成が5%より小さい場合、発光する光はほとんど紫外
線であり、充分な明るさを感じることができない。In
組成を増やすにつれて発光波長が長くなり、発光波長を
紫から青、緑へと調整できる。不純物発光に適した不純
物としては、2族元素が好ましい。2族元素のなかで
は、Mg、Zn、Cdをドープした場合、発光効率が高
いので好適である。とくにZnが好ましい。これらの元
素の濃度は、1018〜1022cm-3が好ましい。第3の
層はこれらの2族元素とともにSiあるいはGeを同時
にドープしてもよい。Si、Geの好ましい濃度範囲は
1018〜1022cm-3である。By doping the third layer with impurities, it is possible to emit light at a wavelength different from the band gap of the third layer. Since this is light emission from impurities, it is called impurity light emission. In the case of impurity emission, the emission wavelength is the third
It depends on the composition of the Group 3 element of the layer and the impurity element. In this case, the In composition of the third layer is preferably 5% or more. In
When the composition is less than 5%, the emitted light is mostly ultraviolet rays, and sufficient brightness cannot be felt. In
The emission wavelength becomes longer as the composition is increased, and the emission wavelength can be adjusted from purple to blue and green. Impurities suitable for light emission are preferably Group 2 elements. Among the Group 2 elements, doping with Mg, Zn, and Cd is preferable because the luminous efficiency is high. Zn is particularly preferable. The concentration of these elements is preferably 10 18 to 10 22 cm −3 . The third layer may be simultaneously doped with Si or Ge together with these Group 2 elements. The preferable concentration range of Si and Ge is 10 18 to 10 22 cm −3 .
【0024】不純物発光の場合、一般に発光スペクトル
がブロードになり、注入電荷量が増すにつれて発光スペ
クトルがシフトしたり、バンド端発光のピークが現われ
てくるなど好ましくない発光特性を有しており、また発
光効率を高くすることが難しい。このため、高い色純度
が要求される場合や狭い波長範囲に発光パワーを集中さ
せることが必要な場合、または高い発光効率の素子が必
要な場合にはバンド端発光を利用する方が有利である。
バンド端発光による発光素子を実現するためには、第3
の層に含まれる不純物の量を低く抑えなければならな
い。具体的には、Si、Ge、Mg、CdおよびZnの
各元素について、いずれも濃度が1019cm-3以下が好
ましく、1018cm-3以下がさらに好ましい。バンド端
発光の場合、発光色は第3の層の3族元素の組成で決ま
る。可視部で発光させる場合、In組成は10%以上が
好ましい。In組成が10%より小さい場合、発光する
光はほとんど紫外線であり、充分な明るさを感じること
ができない。In組成が増えるにつれて発光波長が長く
なり、発光波長を紫から青、緑へと調整できる。In the case of impurity emission, the emission spectrum generally becomes broad, and the emission spectrum shifts as the amount of injected charges increases, and a band edge emission peak appears, which is not preferable. It is difficult to increase luminous efficiency. Therefore, it is advantageous to use band edge emission when high color purity is required, when it is necessary to concentrate emission power in a narrow wavelength range, or when a device having high emission efficiency is required. .
In order to realize a light emitting element by band edge emission,
The amount of impurities contained in the layer must be kept low. Specifically, the concentration of each element of Si, Ge, Mg, Cd, and Zn is preferably 10 19 cm -3 or less, more preferably 10 18 cm -3 or less. In the case of band edge emission, the emission color is determined by the composition of the Group 3 element of the third layer. When light is emitted in the visible region, the In composition is preferably 10% or more. When the In composition is less than 10%, most of the emitted light is ultraviolet light, and sufficient brightness cannot be felt. The emission wavelength becomes longer as the In composition increases, and the emission wavelength can be adjusted from purple to blue and green.
【0025】発光層である第3の層がInを含む場合、
熱的な安定性が充分でなく、結晶成長中、または半導体
プロセスで劣化を起こす場合がある。このような発光層
の劣化を防止する目的のために発光層とp型層の間に、
保護層を入れる場合がある。充分な保護機能をもたせる
ためには、保護層のIn組成は10%以下、Al組成は
5%以上が好ましい。より好ましくはIn組成が5%以
下、Al組成が10%以上である。保護層の膜厚は10
Å以上1μm以下が好ましい。さらに好ましくは、50
Å以上5000Å以下である。保護層の膜厚が10Åよ
り小さいと充分な効果が得られない。また1μmより大
きい場合には発光効率が減少するので好ましくない。When the third layer which is the light emitting layer contains In,
The thermal stability is not sufficient, and deterioration may occur during crystal growth or in the semiconductor process. For the purpose of preventing such deterioration of the light emitting layer, between the light emitting layer and the p-type layer,
A protective layer may be included. In order to provide a sufficient protective function, the In composition of the protective layer is preferably 10% or less and the Al composition is preferably 5% or more. More preferably, the In composition is 5% or less and the Al composition is 10% or more. The thickness of the protective layer is 10
It is preferably Å or more and 1 μm or less. More preferably, 50
It is Å or more and 5000 Å or less. If the film thickness of the protective layer is less than 10Å, a sufficient effect cannot be obtained. On the other hand, when it is larger than 1 μm, the luminous efficiency is reduced, which is not preferable.
【0026】[0026]
【実施例】以下、本発明を実施例に基づいてさらに詳細
に説明するが、本発明はこれらに限定されるものではな
い。 実施例1 MOVPE法により図2に示す構造の3−5族化合物半
導体を作製し、これから発光素子を作製した。基板はサ
ファイアC面を鏡面研磨したものを有機洗浄して用い
た。成長は低温成長バッファ層を用いる2段階成長法に
よった。基板温度550℃で、水素をキャリアガスと
し、TMGとアンモニアを供給して膜厚500ÅのGa
Nのバッファ層2を形成した。次に基板温度を1100
℃まで上げ、該バッファ層2の上に、TMG、アンモニ
アおよびシランガスとを供給して、Siをドーパントと
するn型キャリア濃度1×1019/cm3 、膜厚約3μ
mのGaN層3を成長し、さらに同じ温度にてTMG、
アンモニアを供給して、ノンドープのGaN層4を15
00Å成長した。EXAMPLES Hereinafter, the present invention will be described in more detail with reference to Examples, but the present invention is not limited thereto. Example 1 A 3-5 group compound semiconductor having the structure shown in FIG. 2 was prepared by the MOVPE method, and a light emitting device was prepared therefrom. As the substrate, a sapphire C surface mirror-polished was used after organic cleaning. The growth was performed by a two-step growth method using a low temperature growth buffer layer. At a substrate temperature of 550 ° C., hydrogen is used as a carrier gas, and TMG and ammonia are supplied to form a Ga film having a film thickness of 500 Å.
The N buffer layer 2 was formed. Next, the substrate temperature is set to 1100.
C., TMG, ammonia and silane gas are supplied onto the buffer layer 2 to have an n-type carrier concentration of 1 × 10 19 / cm 3 with Si as a dopant and a film thickness of about 3 μm.
m GaN layer 3 is grown, and TMG,
Ammonia is supplied to remove the undoped GaN layer 4 to 15
00Å grew up.
【0027】次に、基板温度を785℃まで下げ、キャ
リアガスを窒素に換え、TEG、TMIおよびアンモニ
アをそれぞれ0.04sccm、0.08sccm、4
slm供給して、発光層であるIn0.3 Ga0.7 N層5
を70秒間成長した。さらに、同じ温度にてTEG、T
EAおよびアンモニアをそれぞれ0.032sccm、
0.008sccm、4slm供給して、保護層である
Ga0.8 Al0.2 N層6を10分間成長した。ただし、
slmとは気体の流量の単位で1slmは1000sc
cmに相当する。なお、この2層の層厚に関しては、同
一の条件でより長い時間成長した層の厚さから求めた成
長速度が43Å/分、30Å/分であるので、上記成長
時間から求められる層厚はそれぞれ50Å、300Åで
ある。Next, the substrate temperature was lowered to 785 ° C., the carrier gas was changed to nitrogen, and TEG, TMI and ammonia were added at 0.04 sccm, 0.08 sccm and 4 respectively.
In 0.3 Ga 0.7 N layer 5 serving as a light emitting layer by supplying slm
Were grown for 70 seconds. Furthermore, TEG, T at the same temperature
EA and ammonia 0.032sccm,
The Ga 0.8 Al 0.2 N layer 6 as a protective layer was grown for 10 minutes by supplying 0.008 sccm and 4 slm. However,
slm is a unit of gas flow rate and 1 slm is 1000 sc
Corresponds to cm. Regarding the layer thickness of these two layers, since the growth rates obtained from the thickness of the layer grown for a longer time under the same conditions are 43Å / min and 30Å / min, the layer thickness obtained from the above growth time is They are 50Å and 300Å respectively.
【0028】次に、基板温度を1100℃まで上げ、C
p2 Mgおよびアンモニアを供給して40秒間の空流し
工程を行ったのち、TMG、Cp2 Mgおよびアンモニ
アを供給してMgをドープしたGaN層7を5000Å
成長した。以上により作製した3−5族化合物半導体試
料を反応炉から取り出したのち、窒素中で800℃、2
0分アニール処理を施し、MgをドープしたGaN層を
低抵抗のp型層にした。こうして得た試料に常法により
電極を形成し、LEDとした。p電極としてNi−Au
合金、n電極としてAlを用いた。このLEDに順方向
に電流を流したところ、発光波長4570Åの明瞭な青
色発光を示した。20mAでの輝度1240mcdであ
った。Next, the substrate temperature is raised to 1100 ° C. and C
After performing p 2 Mg and ammonia empty supply to 40 seconds flowing step, TMG, a GaN layer 7 doped with Mg by supplying Cp 2 Mg and ammonia 5000Å
grown. After taking out the group 3-5 compound semiconductor sample produced as described above from the reaction furnace, it was kept in nitrogen at 800 ° C. for 2
Annealing treatment was performed for 0 minutes to make the Mg-doped GaN layer into a low-resistance p-type layer. An electrode was formed on the thus obtained sample by a conventional method to obtain an LED. Ni-Au as p electrode
An alloy and Al were used as the n electrode. When a current was applied to this LED in the forward direction, clear blue light emission with an emission wavelength of 4570Å was shown. The brightness at 20 mA was 1240 mcd.
【0029】比較例1 Cp2 Mgおよびアンモニアを供給する空流し工程を行
わなかったことを除いては、実施例1と同様にして、比
較用の試料を作製した。これに電流を流したところ、発
光波長4400Åの青色の発光が認められたが、順方向
20mAでの輝度は390mcdであった。Comparative Example 1 A comparative sample was prepared in the same manner as in Example 1 except that the blank flow step of supplying Cp 2 Mg and ammonia was not performed. When a current was applied to this, blue light emission with an emission wavelength of 4400Å was observed, but the luminance at a forward direction of 20 mA was 390 mcd.
【0030】実施例2、3 Cp2 Mgおよびアンモニアを供給する空流し工程の時
間を40秒間にかえて30秒(実施例2)、60秒(実
施例3)としたことを除いては、実施例1と同様にして
半導体およびLEDを作製した。このLEDに順方向に
電流を流したところ、明瞭な青色発光を示した。20m
Aでの輝度、効率、発光波長を表1に示す。Examples 2 and 3, except that the time period of the blank flow step of supplying Cp 2 Mg and ammonia was changed from 40 seconds to 30 seconds (Example 2) and 60 seconds (Example 3), Semiconductors and LEDs were produced in the same manner as in Example 1. When a current was applied to this LED in the forward direction, clear blue light emission was exhibited. 20m
Table 1 shows the luminance, efficiency, and emission wavelength at A.
【0031】比較例2 Cp2 Mgおよびアンモニアを供給する空流し工程の時
間を40秒間にかえて180秒としたことを除いては、
実施例1と同様にして、比較用の試料を成長した。これ
に電流を流したところ、目視では青色の発光が認められ
なかった。図3に空流し工程の時間と20mAでの輝度
の関係を示す。この図から30秒、40秒、60秒の空
流しにより、空流しを行わない場合よりも輝度が大幅に
向上していることがわかる。COMPARATIVE EXAMPLE 2 Except that the time of the blank flow step of supplying Cp 2 Mg and ammonia was changed from 40 seconds to 180 seconds,
A sample for comparison was grown in the same manner as in Example 1. When a current was applied to this, no blue luminescence was visually observed. FIG. 3 shows the relationship between the time of the idling process and the luminance at 20 mA. From this figure, it can be seen that the brightness of 30 seconds, 40 seconds, and 60 seconds is significantly improved as compared with the case where no flow is performed.
【0032】[0032]
【表1】 [Table 1]
【0033】[0033]
【発明の効果】本発明によれば、p型の3−5族化合物
半導体層を成長する前に、p型ドーパント原料を供給
し、3族原料は供給しない工程を設けることによって、
輝度および発光効率の向上した、発光素子が作製できる
ため、きわめて有用であり工業的価値が大きい。According to the present invention, by providing the step of supplying the p-type dopant raw material and not supplying the group 3 raw material before the growth of the p-type Group 3-5 compound semiconductor layer,
Since a light-emitting element with improved luminance and luminous efficiency can be manufactured, it is extremely useful and has great industrial value.
【図1】本発明における空流し工程の概念図。FIG. 1 is a conceptual diagram of an idling process in the present invention.
【図2】本発明の実施例1に示す3−5族化合物半導体
の構造を示す図。FIG. 2 is a diagram showing a structure of a Group 3-5 compound semiconductor shown in Example 1 of the present invention.
【図3】実施例1〜3、比較例1、2におけるMg原料
の空流し工程の時間とLEDの輝度との関係を示す図。FIG. 3 is a diagram showing the relationship between the time of the idling process of the Mg raw material and the brightness of the LED in Examples 1 to 3 and Comparative Examples 1 and 2.
1……サファイア基板 2……GaNバッファー層 3……n型GaN:Si層 4……ノンドープGaN層 5……第1の層であるn型GaN層 6……第3の層であるInGaN層 7……保護層であるAlGaN層 8……第2の層であるp型GaN:Mg層 1 ... Sapphire substrate 2 ... GaN buffer layer 3 ... n-type GaN: Si layer 4 ... Non-doped GaN layer 5 ... 1st layer n-type GaN layer 6 ... 3rd layer InGaN layer 7 ... AlGaN layer that is a protective layer 8 ... p-type GaN: Mg layer that is the second layer
Claims (4)
=1、0≦x≦1、0≦y≦1、0≦z≦1)で表され
る3−5族化合物半導体の積層構造を含み、該積層構造
の中にp型の層を少なくとも1層含む3−5族化合物半
導体を、3族有機金属化合物と分子中にNを有する化合
物とを原料とし、有機金属気相成長法により反応管内で
成長させて3−5族化合物半導体を製造する方法におい
て、p型の層を成長する工程の前に、p型ドーパント原
料を供給し3族原料は供給しない工程を有することを特
徴とする3−5族化合物半導体の製造方法。1. A general formula In x Ga y Al z N (x + y + z
= 1, 0 ≦ x ≦ 1, 0 ≦ y ≦ 1, 0 ≦ z ≦ 1), and includes at least one p-type layer in the stacked structure. A Group 3-5 compound semiconductor containing layers is grown in a reaction tube by a metalorganic vapor phase epitaxy method using a Group 3 organometallic compound and a compound having N in the raw material as a raw material to produce a Group 3-5 compound semiconductor. A method for producing a Group 3-5 compound semiconductor, comprising the step of supplying a p-type dopant material and not supplying a Group 3 material before the step of growing the p-type layer.
と、p型の第2の層と、前記2層の間に挾まれた少なく
とも1層の第3の層とを含み、第3の層が該層の両側で
これよりもバンドギャップの大きな2つの層と接してな
ることを特徴とする請求項1記載の3−5族化合物半導
体の製造方法。2. A Group 3-5 compound semiconductor comprises an n-type first layer, a p-type second layer, and at least one third layer sandwiched between the two layers. The method for producing a Group 3-5 compound semiconductor according to claim 1, wherein the third layer is in contact with two layers having a band gap larger than the third layer on both sides of the layer.
ることを特徴とする請求項2記載の3−5族化合物半導
体の製造方法。3. The method for producing a Group 3-5 compound semiconductor according to claim 2, wherein the layer thickness of the third layer is not less than 5Å and not more than 90Å.
g、ZnおよびCdの各濃度がいずれも1×1019cm
-3以下であることを特徴とする請求項2または3記載の
3−5族化合物半導体の製造方法。4. Si, Ge, M contained in the layer of the third layer
Each concentration of g, Zn and Cd is 1 × 10 19 cm
It is -3 or less, The manufacturing method of the 3-5 group compound semiconductor of Claim 2 or 3 characterized by the above-mentioned.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18017095A JP3598591B2 (en) | 1995-07-17 | 1995-07-17 | Method for manufacturing group 3-5 compound semiconductor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18017095A JP3598591B2 (en) | 1995-07-17 | 1995-07-17 | Method for manufacturing group 3-5 compound semiconductor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0936426A true JPH0936426A (en) | 1997-02-07 |
| JP3598591B2 JP3598591B2 (en) | 2004-12-08 |
Family
ID=16078625
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18017095A Expired - Fee Related JP3598591B2 (en) | 1995-07-17 | 1995-07-17 | Method for manufacturing group 3-5 compound semiconductor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3598591B2 (en) |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02121562A (en) * | 1988-10-31 | 1990-05-09 | Nec Corp | Close-contact type image sensor |
| JPH11112109A (en) * | 1997-07-25 | 1999-04-23 | Nichia Chem Ind Ltd | Nitride semiconductor light emitting device |
| JP2002164572A (en) * | 1997-07-25 | 2002-06-07 | Nichia Chem Ind Ltd | Nitride semiconductor light emitting device |
| JP2002164573A (en) * | 1997-11-18 | 2002-06-07 | Nichia Chem Ind Ltd | Nitride semiconductor light emitting device |
| US6920166B2 (en) | 2002-03-19 | 2005-07-19 | Nippon Telegraph & Telephone Corporation | Thin film deposition method of nitride semiconductor and nitride semiconductor light emitting device |
| JP2007042886A (en) * | 2005-08-03 | 2007-02-15 | Sumitomo Electric Ind Ltd | Method for forming group III-V compound semiconductor film and semiconductor element |
| US7365369B2 (en) | 1997-06-11 | 2008-04-29 | Nichia Corporation | Nitride semiconductor device |
| US7556977B2 (en) | 2006-07-11 | 2009-07-07 | Sharp Kabushiki Kaisha | Semiconductor manufacturing method and semiconductor laser device manufacturing method |
| JP2009170542A (en) * | 2008-01-11 | 2009-07-30 | Sumitomo Electric Ind Ltd | Method for producing epitaxial wafer and epitaxial wafer |
| JP2010263198A (en) * | 2009-04-07 | 2010-11-18 | Sumitomo Chemical Co Ltd | Semiconductor substrate manufacturing method and semiconductor substrate |
| JP2011253956A (en) * | 2010-06-02 | 2011-12-15 | Shin Etsu Handotai Co Ltd | Method of manufacturing epitaxial wafer |
| JP2016157734A (en) * | 2015-02-23 | 2016-09-01 | 豊田合成株式会社 | Group III nitride semiconductor light emitting device manufacturing method |
| WO2017145593A1 (en) * | 2016-02-23 | 2017-08-31 | 株式会社デンソー | Compound semiconductor device production method |
-
1995
- 1995-07-17 JP JP18017095A patent/JP3598591B2/en not_active Expired - Fee Related
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02121562A (en) * | 1988-10-31 | 1990-05-09 | Nec Corp | Close-contact type image sensor |
| US7365369B2 (en) | 1997-06-11 | 2008-04-29 | Nichia Corporation | Nitride semiconductor device |
| JPH11112109A (en) * | 1997-07-25 | 1999-04-23 | Nichia Chem Ind Ltd | Nitride semiconductor light emitting device |
| JP2002164572A (en) * | 1997-07-25 | 2002-06-07 | Nichia Chem Ind Ltd | Nitride semiconductor light emitting device |
| JP2002164573A (en) * | 1997-11-18 | 2002-06-07 | Nichia Chem Ind Ltd | Nitride semiconductor light emitting device |
| US6920166B2 (en) | 2002-03-19 | 2005-07-19 | Nippon Telegraph & Telephone Corporation | Thin film deposition method of nitride semiconductor and nitride semiconductor light emitting device |
| JP2007042886A (en) * | 2005-08-03 | 2007-02-15 | Sumitomo Electric Ind Ltd | Method for forming group III-V compound semiconductor film and semiconductor element |
| US7556977B2 (en) | 2006-07-11 | 2009-07-07 | Sharp Kabushiki Kaisha | Semiconductor manufacturing method and semiconductor laser device manufacturing method |
| JP2009170542A (en) * | 2008-01-11 | 2009-07-30 | Sumitomo Electric Ind Ltd | Method for producing epitaxial wafer and epitaxial wafer |
| JP2010263198A (en) * | 2009-04-07 | 2010-11-18 | Sumitomo Chemical Co Ltd | Semiconductor substrate manufacturing method and semiconductor substrate |
| JP2011253956A (en) * | 2010-06-02 | 2011-12-15 | Shin Etsu Handotai Co Ltd | Method of manufacturing epitaxial wafer |
| JP2016157734A (en) * | 2015-02-23 | 2016-09-01 | 豊田合成株式会社 | Group III nitride semiconductor light emitting device manufacturing method |
| WO2017145593A1 (en) * | 2016-02-23 | 2017-08-31 | 株式会社デンソー | Compound semiconductor device production method |
| JP2017152487A (en) * | 2016-02-23 | 2017-08-31 | 株式会社デンソー | Method of manufacturing compound semiconductor device |
| US20190013392A1 (en) * | 2016-02-23 | 2019-01-10 | Denso Corporation | Method for manufacturing compound semiconductor device |
| US10439037B2 (en) | 2016-02-23 | 2019-10-08 | Denso Corporation | Method for manufacturing compound semiconductor device including p-type impurity layer |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3598591B2 (en) | 2004-12-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7504274B2 (en) | Fabrication of nonpolar indium gallium nitride thin films, heterostructures and devices by metalorganic chemical vapor deposition | |
| US6023077A (en) | Group III-V compound semiconductor and light-emitting device | |
| US6346720B1 (en) | Layered group III-V compound semiconductor, method of manufacturing the same, and light emitting element | |
| JP3598591B2 (en) | Method for manufacturing group 3-5 compound semiconductor | |
| KR20070054722A (en) | Group III-V compound semiconductors and manufacturing method thereof | |
| JPH11112030A (en) | Method for producing group 3-5 compound semiconductor | |
| JPH0936429A (en) | Method for producing group 3-5 compound semiconductor | |
| JP3064891B2 (en) | Group 3-5 compound semiconductor, method of manufacturing the same, and light emitting device | |
| JP2004356522A (en) | Group 3-5 compound semiconductor, its production method and its use | |
| JPH0997921A (en) | Method for producing group 3-5 compound semiconductor | |
| KR100604617B1 (en) | Manufacturing Method of Group III-V Compound Semiconductor | |
| JP3752739B2 (en) | Light emitting element | |
| JPH0964419A (en) | Group 3-5 compound semiconductor and light emitting device | |
| JP2809045B2 (en) | Nitride semiconductor light emitting device | |
| JPH09107124A (en) | Method for producing group 3-5 compound semiconductor | |
| JPH0923026A (en) | Group 3-5 compound semiconductor light emitting device | |
| JPH10163523A (en) | Method for manufacturing group 3-5 compound semiconductor and light emitting device | |
| JPH09148626A (en) | Method for producing group 3-5 compound semiconductor | |
| JP3713751B2 (en) | Group 3-5 compound semiconductor and light emitting device | |
| JP4010318B2 (en) | Light emitting element | |
| JPH04212478A (en) | Growth method for organic metal and semiconductor light-emitting element | |
| JP2004200723A (en) | Method for improving crystallinity of group 3-5 compound semiconductor | |
| JP3788344B2 (en) | Method for improving productivity of group 3-5 compound semiconductor | |
| JPH09321339A (en) | Group 3-5 compound semiconductor and light emitting device | |
| JP2006128653A (en) | Group 3-5 compound semiconductor, its production method and its use |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040301 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040309 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040420 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20040824 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20040906 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080924 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080924 Year of fee payment: 4 |
|
| RD05 | Notification of revocation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: R3D05 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080924 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090924 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100924 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110924 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110924 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120924 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130924 Year of fee payment: 9 |
|
| LAPS | Cancellation because of no payment of annual fees |