JPH09501552A - BiCMOS電流モードドライバ及びレシーバ - Google Patents
BiCMOS電流モードドライバ及びレシーバInfo
- Publication number
- JPH09501552A JPH09501552A JP7506394A JP50639495A JPH09501552A JP H09501552 A JPH09501552 A JP H09501552A JP 7506394 A JP7506394 A JP 7506394A JP 50639495 A JP50639495 A JP 50639495A JP H09501552 A JPH09501552 A JP H09501552A
- Authority
- JP
- Japan
- Prior art keywords
- peak
- differential signal
- voltage
- pair
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017545—Coupling arrangements; Impedance matching circuits
- H03K19/017554—Coupling arrangements; Impedance matching circuits using a combination of bipolar and field effect transistors [BIFET]
- H03K19/017563—Coupling arrangements; Impedance matching circuits using a combination of bipolar and field effect transistors [BIFET] with at least one differential stage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/013—Modifications for accelerating switching in bipolar transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
- H03K19/01825—Coupling arrangements, impedance matching circuits
- H03K19/01831—Coupling arrangements, impedance matching circuits with at least one differential stage
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Amplifiers (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10477593A | 1993-08-10 | 1993-08-10 | |
| US08/104,775 | 1993-08-10 | ||
| PCT/US1994/004613 WO1995005033A1 (en) | 1993-08-10 | 1994-04-28 | BiCMOS CURRENT MODE DRIVER AND RECEIVER |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH09501552A true JPH09501552A (ja) | 1997-02-10 |
Family
ID=22302306
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7506394A Pending JPH09501552A (ja) | 1993-08-10 | 1994-04-28 | BiCMOS電流モードドライバ及びレシーバ |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP0739552A1 (de) |
| JP (1) | JPH09501552A (de) |
| AU (1) | AU6669194A (de) |
| CA (1) | CA2164523A1 (de) |
| IL (1) | IL109757A0 (de) |
| WO (1) | WO1995005033A1 (de) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102295708B1 (ko) * | 2020-06-05 | 2021-08-30 | 한양대학교 산학협력단 | 전류 모드 로직 회로 |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002073805A1 (en) * | 2001-03-14 | 2002-09-19 | Koninklijke Philips Electronics N.V. | A current mode device and a communication arrangement comprising current mode devices |
| US9024603B2 (en) * | 2012-02-01 | 2015-05-05 | Conexant Systems, Inc. | Low power current comparator for switched mode regulator |
| US9660848B2 (en) | 2014-09-15 | 2017-05-23 | Analog Devices Global | Methods and structures to generate on/off keyed carrier signals for signal isolators |
| US10270630B2 (en) * | 2014-09-15 | 2019-04-23 | Analog Devices, Inc. | Demodulation of on-off-key modulated signals in signal isolator systems |
| US10536309B2 (en) * | 2014-09-15 | 2020-01-14 | Analog Devices, Inc. | Demodulation of on-off-key modulated signals in signal isolator systems |
| US9998301B2 (en) | 2014-11-03 | 2018-06-12 | Analog Devices, Inc. | Signal isolator system with protection for common mode transients |
-
1994
- 1994-04-28 EP EP94915426A patent/EP0739552A1/de not_active Withdrawn
- 1994-04-28 AU AU66691/94A patent/AU6669194A/en not_active Abandoned
- 1994-04-28 JP JP7506394A patent/JPH09501552A/ja active Pending
- 1994-04-28 WO PCT/US1994/004613 patent/WO1995005033A1/en not_active Ceased
- 1994-04-28 CA CA002164523A patent/CA2164523A1/en not_active Abandoned
- 1994-05-24 IL IL10975794A patent/IL109757A0/xx unknown
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102295708B1 (ko) * | 2020-06-05 | 2021-08-30 | 한양대학교 산학협력단 | 전류 모드 로직 회로 |
| WO2021246641A1 (ko) * | 2020-06-05 | 2021-12-09 | 한양대학교 산학협력단 | 전류 모드 로직 회로 |
| US12388444B2 (en) | 2020-06-05 | 2025-08-12 | Iucf-Hyu (Industry-University Cooperation Foundation Hanyang University) | Current mode logic circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CA2164523A1 (en) | 1995-02-16 |
| WO1995005033A1 (en) | 1995-02-16 |
| AU6669194A (en) | 1995-02-28 |
| IL109757A0 (en) | 1994-08-26 |
| EP0739552A1 (de) | 1996-10-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100290725B1 (ko) | 에미터 결합 로직-바이폴라 상보형 금속 산화물 반도체/상보형 금속 산화물 반도체 트랜슬레이터 | |
| EP0305098A2 (de) | CMOS/ECL Konverter-Ausgangspufferschaltung | |
| JPH04229708A (ja) | 差動増幅回路 | |
| JPH08509332A (ja) | 高速の差動ラインドライバ | |
| US5889419A (en) | Differential comparison circuit having improved common mode range | |
| JPH04307896A (ja) | インタフェースシステム | |
| JP2836828B2 (ja) | 電位レベル変換装置 | |
| US4808944A (en) | High accuracy differential output stage | |
| JPH04218855A (ja) | スプリット・レベル・バス | |
| JP3256664B2 (ja) | レベル変換回路 | |
| US5043605A (en) | CMOS to ECL output buffer | |
| US5418475A (en) | Input/output circuit having the input buffer circuit being connected in parallel with two transistors with the same polarity | |
| JPH09501552A (ja) | BiCMOS電流モードドライバ及びレシーバ | |
| US20030112058A1 (en) | Squelch circuit to create a squelch waveform for USB 2.0 | |
| JP2007512769A (ja) | 電流転送論理 | |
| JPS6210047B2 (de) | ||
| JPH03157014A (ja) | Ttlからecl/cmlへの変換回路 | |
| US6218884B1 (en) | Cancellation of Ron resistance for switching transistor in LVDS driver output | |
| JPH06216745A (ja) | 電源依存入力バッファ | |
| US5583425A (en) | Voltage comparator with controlled output current proportional to difference voltage | |
| US6781465B1 (en) | Method and apparatus for differential signal detection | |
| US4626713A (en) | Trip-point clamping circuit for a semiconductor device | |
| US6104232A (en) | DC output level compensation circuit | |
| JP3217079B2 (ja) | 半導体集積回路 | |
| US7764090B2 (en) | Semiconductor device having transmitter/receiver circuit between circuit blocks |