JPS5357718A - Buffer memory control system - Google Patents
Buffer memory control systemInfo
- Publication number
- JPS5357718A JPS5357718A JP13174076A JP13174076A JPS5357718A JP S5357718 A JPS5357718 A JP S5357718A JP 13174076 A JP13174076 A JP 13174076A JP 13174076 A JP13174076 A JP 13174076A JP S5357718 A JPS5357718 A JP S5357718A
- Authority
- JP
- Japan
- Prior art keywords
- control system
- buffer memory
- memory control
- precedence
- replacement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE: As for the storing from a CPU, the precedence of the replacement of rewritten blocks is set to the lowest value, and as for the storing from an inputoutput device to the contary, the precedence of the replacement is set to the highest one, thereby reducing the block transfer overhead.
COPYRIGHT: (C)1978,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13174076A JPS5357718A (en) | 1976-11-04 | 1976-11-04 | Buffer memory control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13174076A JPS5357718A (en) | 1976-11-04 | 1976-11-04 | Buffer memory control system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5357718A true JPS5357718A (en) | 1978-05-25 |
Family
ID=15065073
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13174076A Pending JPS5357718A (en) | 1976-11-04 | 1976-11-04 | Buffer memory control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5357718A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55157181A (en) * | 1979-05-25 | 1980-12-06 | Nec Corp | Buffer memory control system |
| JPS58146084A (en) * | 1982-02-22 | 1983-08-31 | Nec Corp | Information processing system |
-
1976
- 1976-11-04 JP JP13174076A patent/JPS5357718A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55157181A (en) * | 1979-05-25 | 1980-12-06 | Nec Corp | Buffer memory control system |
| JPS58146084A (en) * | 1982-02-22 | 1983-08-31 | Nec Corp | Information processing system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5267929A (en) | Instruction control system | |
| JPS5242032A (en) | Data processing unit | |
| JPS5373927A (en) | Replacing system of intermediate buffer memory | |
| JPS52120732A (en) | Microcomputer | |
| JPS52100947A (en) | Advanced control system | |
| JPS52149932A (en) | Channel interrupt control system | |
| JPS5498138A (en) | Input/output control system | |
| JPS51137336A (en) | Buffer memory control system | |
| JPS5230129A (en) | Storage control unit | |
| JPS5378141A (en) | Micro-multiprocessor system | |
| JPS52119135A (en) | Transferring of status | |
| JPS5750378A (en) | Control system of data processor | |
| JPS5380928A (en) | Renewal system for memory address | |
| JPS5412234A (en) | Control system for buffer registor | |
| JPS5475231A (en) | Buffer memory control system | |
| JPS5380144A (en) | Data transmission control system | |
| JPS52149446A (en) | Coupling system between a plural number of cpu#s and one memory unit | |
| JPS5498137A (en) | Input/output control system | |
| JPS5489437A (en) | Buffer memory control system | |
| JPS51138352A (en) | Microprogram control system | |
| JPS53139936A (en) | Accesing system for memory unit | |
| JPS54114134A (en) | Variable length data transfer system | |
| JPS52156526A (en) | Controller of externally connected arithmetic circuit | |
| JPS52137226A (en) | Calculation system of received data length | |
| JPS53138645A (en) | Sharing memory access system |