JPS55140331A - Semiconductor integrated circuit - Google Patents
Semiconductor integrated circuitInfo
- Publication number
- JPS55140331A JPS55140331A JP4932579A JP4932579A JPS55140331A JP S55140331 A JPS55140331 A JP S55140331A JP 4932579 A JP4932579 A JP 4932579A JP 4932579 A JP4932579 A JP 4932579A JP S55140331 A JPS55140331 A JP S55140331A
- Authority
- JP
- Japan
- Prior art keywords
- array
- inverters
- constitution
- integrated circuit
- semiconductor integrated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title 1
- 230000001419 dependent effect Effects 0.000 abstract 1
- 230000003071 parasitic effect Effects 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4932579A JPS55140331A (en) | 1979-04-20 | 1979-04-20 | Semiconductor integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4932579A JPS55140331A (en) | 1979-04-20 | 1979-04-20 | Semiconductor integrated circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55140331A true JPS55140331A (en) | 1980-11-01 |
| JPS6210450B2 JPS6210450B2 (de) | 1987-03-06 |
Family
ID=12827821
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4932579A Granted JPS55140331A (en) | 1979-04-20 | 1979-04-20 | Semiconductor integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55140331A (de) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS594329A (ja) * | 1982-06-15 | 1984-01-11 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Plaを用いた論理回路 |
-
1979
- 1979-04-20 JP JP4932579A patent/JPS55140331A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS594329A (ja) * | 1982-06-15 | 1984-01-11 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Plaを用いた論理回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6210450B2 (de) | 1987-03-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0098417A3 (de) | Halbleiterspeicheranordnung | |
| DE3165955D1 (en) | Fast logic operator with high fan-in and complex logic function, using at least two low-threshold field effect transistors | |
| EP0313229A3 (de) | VSLI-Chip mit Ringoszillator | |
| JPS57100758A (en) | Semiconductor device | |
| JPS55140331A (en) | Semiconductor integrated circuit | |
| KR890016665A (ko) | 바이플라 트랜지스터와 mosfet를 갖는 반도체집적회로 | |
| EP0338077A4 (en) | High-speed input/output module and plc apparatus | |
| KR860006875A (ko) | 반도체 장치 | |
| GB1279512A (en) | Improvements in or relating to emitter coupled logic circuits | |
| GB1107978A (en) | Logic circuit | |
| JPS5352386A (en) | Semiconductor integrated circuit | |
| JPS5617050A (en) | Semiconductor device | |
| JPS5696530A (en) | Driving circuit of tri-state type | |
| US5045681A (en) | Optoelectric ripple carry adder | |
| JPS5522830A (en) | Unit cell for logic lsi chip | |
| JPH04127556A (ja) | 半導体集積回路 | |
| JPS5684034A (en) | Logic circuit | |
| JPS5466784A (en) | Semiconductor integrated circuit device | |
| EP0218071A3 (en) | Adder cell for a carry ripple adder of the cmos technique | |
| SU1488787A1 (ru) | Четырехвходовый одноразрядный сумматор | |
| JPS5760403A (en) | Input/output device of programmable logic controller | |
| JPS54159135A (en) | Sequence control circuit | |
| JPS6442146A (en) | Semiconductor integrated circuit | |
| JPS6435945A (en) | Semiconductor integrated circuit | |
| JPS5511624A (en) | Holding device of multiple selection signal |