JPS5577228A - Flip-flop circuit - Google Patents
Flip-flop circuitInfo
- Publication number
- JPS5577228A JPS5577228A JP15075078A JP15075078A JPS5577228A JP S5577228 A JPS5577228 A JP S5577228A JP 15075078 A JP15075078 A JP 15075078A JP 15075078 A JP15075078 A JP 15075078A JP S5577228 A JPS5577228 A JP S5577228A
- Authority
- JP
- Japan
- Prior art keywords
- gates
- circuit
- signals
- nand
- elements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Abstract
PURPOSE:To reduce the number of elements and power consumption by reducing gates in number by constituting FF by standardized gates, and also to simplify circuit integration by making the circuit constitution symmetric. CONSTITUTION:Signals of data input terminals 8 and 9 are inputted to elements constituting NAND gates 1 and 2, and clocks from input terminal 10 are supplied to elements of those gates 1 and 2 after being inverted by turn by inverter 7; and outputs of NAND gates 3 and 4, and 5 and 6 are led to gates 1 and 2, where those input signals are combined. Then, signals of preset terminal 13 and clear terminal 14 are supplied to inputs of gates 1, 2, 3, and 4, and 5 and 6 and while gates 3 and 4 constitute a 1st latch circuit, gates 5 and 6 constitute a 2nd latch circuit; and outputs of gates 5 and 6 are connected to output terminals 11 and 12. Respective gates 1, 2, 3, and 4, and 5 and 6 of this circuit are composed of a NAND circuit or NOR circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15075078A JPS5577228A (en) | 1978-12-05 | 1978-12-05 | Flip-flop circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15075078A JPS5577228A (en) | 1978-12-05 | 1978-12-05 | Flip-flop circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5577228A true JPS5577228A (en) | 1980-06-10 |
| JPS625375B2 JPS625375B2 (en) | 1987-02-04 |
Family
ID=15503592
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15075078A Granted JPS5577228A (en) | 1978-12-05 | 1978-12-05 | Flip-flop circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5577228A (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH029967U (en) * | 1988-06-30 | 1990-01-23 |
-
1978
- 1978-12-05 JP JP15075078A patent/JPS5577228A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS625375B2 (en) | 1987-02-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS56145404A (en) | Input circuit of sequence controller | |
| JPS5579524A (en) | Flip-flop circuit | |
| JPS57138220A (en) | Data input equipment for logical circuit | |
| JPS6418314A (en) | Logic circuit | |
| JPS5516501A (en) | Fail-safe logic circuit | |
| EP0090421A3 (en) | Logic circuit | |
| JPS5746537A (en) | Programmable counter | |
| JPS5737934A (en) | Binary couter circuit | |
| JPS6460015A (en) | Flip flop circuit | |
| JPS644116A (en) | Frequency dividing circuit | |
| JPS5684034A (en) | Logic circuit | |
| JPS5534577A (en) | Clock driver circuit | |
| JPS57133726A (en) | Exclusive nor circuit | |
| JPS5534518A (en) | Lsi parameter setting system | |
| JPS6448518A (en) | Biphase clock generating circuit | |
| JPS5539474A (en) | Flip-flop circuit | |
| JPS5698030A (en) | Odd dividing circuit | |
| JPS56111181A (en) | Amplifier circuit for logic signal | |
| JPS55147039A (en) | Logic circuit | |
| JPS57201340A (en) | Binary counter | |
| JPS54105952A (en) | Programable divider circuit | |
| JPS6459381A (en) | Character pattern generator | |
| JPS55112039A (en) | Logic circuit | |
| JPS55132123A (en) | Rz-waveform output flip flop circuit | |
| JPS56104535A (en) | Timer circuit |