JPS5592056A - Multiple line monitor system - Google Patents

Multiple line monitor system

Info

Publication number
JPS5592056A
JPS5592056A JP16524078A JP16524078A JPS5592056A JP S5592056 A JPS5592056 A JP S5592056A JP 16524078 A JP16524078 A JP 16524078A JP 16524078 A JP16524078 A JP 16524078A JP S5592056 A JPS5592056 A JP S5592056A
Authority
JP
Japan
Prior art keywords
memory
scnv
circuit
3mem1
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16524078A
Other languages
Japanese (ja)
Other versions
JPS5915584B2 (en
Inventor
Yoshifumi Toda
Kiyoaki Hodohara
Hideaki Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16524078A priority Critical patent/JPS5915584B2/en
Publication of JPS5592056A publication Critical patent/JPS5592056A/en
Publication of JPS5915584B2 publication Critical patent/JPS5915584B2/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/14—Monitoring arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To make it possible to monitor sufficiently a transmission quality with a comparatively simple constitution by writing each information from the I/O end of a speed converter circuit into a memory by the clock of an initialized phase and by reading it. CONSTITUTION:Speed converter circuit SCNV separates control pulses from a receiving signal, and parity check is performed by memory 3MEM1, etc., on a basis of the input signal of circuit SCNV. That is, each information is written from the I/O end of circuit SCNV into memory 3MEM1 and memory 3MEM2 by clocks of an initialized phase and is read, so that the transmission quality can be monitored sufficiently with a comparatively simple constitution.
JP16524078A 1978-12-31 1978-12-31 Multiple line monitoring device Expired JPS5915584B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16524078A JPS5915584B2 (en) 1978-12-31 1978-12-31 Multiple line monitoring device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16524078A JPS5915584B2 (en) 1978-12-31 1978-12-31 Multiple line monitoring device

Publications (2)

Publication Number Publication Date
JPS5592056A true JPS5592056A (en) 1980-07-12
JPS5915584B2 JPS5915584B2 (en) 1984-04-10

Family

ID=15808524

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16524078A Expired JPS5915584B2 (en) 1978-12-31 1978-12-31 Multiple line monitoring device

Country Status (1)

Country Link
JP (1) JPS5915584B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6185489U (en) * 1984-11-10 1986-06-05

Also Published As

Publication number Publication date
JPS5915584B2 (en) 1984-04-10

Similar Documents

Publication Publication Date Title
JPS5345120A (en) Video special effect device
JPS5592056A (en) Multiple line monitor system
JPS558166A (en) Data transmission system
JPS5443630A (en) Memory access control system
JPS5696552A (en) Erastic storage
JPS5733363A (en) Waveform storage device
JPS5538604A (en) Memory device
JPS5354935A (en) Information converting device
JPS5457928A (en) Interface unit
JPS5419615A (en) Control system for input and output unit
JPS5360125A (en) Semiconductor memory unit
JPS51112240A (en) Input output unit control system
JPS5572265A (en) State memory circuit
JPS57208688A (en) Clock generating system
JPS57154960A (en) Demodulating circuit
JPS5420629A (en) Data reader
JPS54126006A (en) Information service device
JPS52131431A (en) Memory circuit
JPS54145443A (en) Data memory circuit
JPS5276830A (en) Information reading control system
JPS5412503A (en) Optical data link system
JPS5345944A (en) Refresh control system
JPS5534543A (en) Control input circuit
FR2304146A1 (en) DEVICE FOR TRANSFERING A GROUP OF BITS FROM A FIRST TRAIN TO A SECOND HOMOCHRONOUS TRAIN
JPS5528142A (en) Control unit