JPS55946A - Adder with parity generating circuit part for binary-decimal addition result - Google Patents

Adder with parity generating circuit part for binary-decimal addition result

Info

Publication number
JPS55946A
JPS55946A JP7396878A JP7396878A JPS55946A JP S55946 A JPS55946 A JP S55946A JP 7396878 A JP7396878 A JP 7396878A JP 7396878 A JP7396878 A JP 7396878A JP S55946 A JPS55946 A JP S55946A
Authority
JP
Japan
Prior art keywords
bit
parity
item
binary
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7396878A
Other languages
English (en)
Other versions
JPS5613336B2 (ja
Inventor
Shigemi Uemoto
Toshio Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7396878A priority Critical patent/JPS55946A/ja
Publication of JPS55946A publication Critical patent/JPS55946A/ja
Publication of JPS5613336B2 publication Critical patent/JPS5613336B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Detection And Correction Of Errors (AREA)
JP7396878A 1978-06-19 1978-06-19 Adder with parity generating circuit part for binary-decimal addition result Granted JPS55946A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7396878A JPS55946A (en) 1978-06-19 1978-06-19 Adder with parity generating circuit part for binary-decimal addition result

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7396878A JPS55946A (en) 1978-06-19 1978-06-19 Adder with parity generating circuit part for binary-decimal addition result

Publications (2)

Publication Number Publication Date
JPS55946A true JPS55946A (en) 1980-01-07
JPS5613336B2 JPS5613336B2 (ja) 1981-03-27

Family

ID=13533377

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7396878A Granted JPS55946A (en) 1978-06-19 1978-06-19 Adder with parity generating circuit part for binary-decimal addition result

Country Status (1)

Country Link
JP (1) JPS55946A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH038019A (ja) * 1989-06-06 1991-01-16 Nec Corp 加算回路検査装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH038019A (ja) * 1989-06-06 1991-01-16 Nec Corp 加算回路検査装置

Also Published As

Publication number Publication date
JPS5613336B2 (ja) 1981-03-27

Similar Documents

Publication Publication Date Title
US4866656A (en) High-speed binary and decimal arithmetic logic unit
US3610906A (en) Binary multiplication utilizing squaring techniques
US5426598A (en) Adder and multiplier circuit employing the same
JPH0375901B2 (ja)
US4878192A (en) Arithmetic processor and divider using redundant signed digit arithmetic
US4805131A (en) BCD adder circuit
KR100308726B1 (ko) 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법
CA2119283A1 (en) Multiplier Circuit and Division Circuit
GB2262638A (en) Digital system multiplication.
JPS54159831A (en) Adder and subtractor for numbers different in data length using counter circuit
US5278782A (en) Square root operation device
US6546411B1 (en) High-speed radix 100 parallel adder
GB963429A (en) Electronic binary parallel adder
JPS55946A (en) Adder with parity generating circuit part for binary-decimal addition result
US6421699B1 (en) Method and system for a speedup of a bit multiplier
GB802705A (en) Improvements in or relating to digital calculating apparatus
JPS57147754A (en) Digital parallel adder
JP2682142B2 (ja) 乗算装置
US8612500B2 (en) Method and decimal arithmetic logic unit structure to generate a magnitude result of a mathematic
JP3071607B2 (ja) 乗算回路
JPS54162936A (en) Data processor
JPS5771045A (en) Digital mulitplier
JPS649523A (en) Adder
JPS55116143A (en) Data processor
SU124203A1 (ru) Способ сложени двоично-кодированных чисел