JPS5617439A - Instruction scheduling processing system - Google Patents

Instruction scheduling processing system

Info

Publication number
JPS5617439A
JPS5617439A JP9285179A JP9285179A JPS5617439A JP S5617439 A JPS5617439 A JP S5617439A JP 9285179 A JP9285179 A JP 9285179A JP 9285179 A JP9285179 A JP 9285179A JP S5617439 A JPS5617439 A JP S5617439A
Authority
JP
Japan
Prior art keywords
instructions
instruction
lag
branching
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9285179A
Other languages
Japanese (ja)
Other versions
JPS5737889B2 (en
Inventor
Masaaki Takiuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP9285179A priority Critical patent/JPS5617439A/en
Publication of JPS5617439A publication Critical patent/JPS5617439A/en
Publication of JPS5737889B2 publication Critical patent/JPS5737889B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)

Abstract

PURPOSE: To perform pipeline processing with efficiency by varying the execution order of instructions accompanied by a lag.
CONSTITUTION: In case that there is an instruction (IS object instruction) accompanied by a lag among instructions read by instruction-group read part 4, recognition part 5 detects it. Further, processing-unit section recognition part 6 sections the group of read instructions adequately to facilitate the following process. Dependency branching generation and information collection part 9 generates a branching and further collects information on connections among instructions from the form of the branching and information on the weight of the IS object instruction to output them to minimum weight route selection part 10. In responce to an indication from lag dissolution processing part 15, selection part 10 selects the order of instructions. Instructions selected by selection part 10 are reported to instruction output part 11, which stores them in data set 8.
COPYRIGHT: (C)1981,JPO&Japio
JP9285179A 1979-07-20 1979-07-20 Instruction scheduling processing system Granted JPS5617439A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9285179A JPS5617439A (en) 1979-07-20 1979-07-20 Instruction scheduling processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9285179A JPS5617439A (en) 1979-07-20 1979-07-20 Instruction scheduling processing system

Publications (2)

Publication Number Publication Date
JPS5617439A true JPS5617439A (en) 1981-02-19
JPS5737889B2 JPS5737889B2 (en) 1982-08-12

Family

ID=14065921

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9285179A Granted JPS5617439A (en) 1979-07-20 1979-07-20 Instruction scheduling processing system

Country Status (1)

Country Link
JP (1) JPS5617439A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62282333A (en) * 1986-05-31 1987-12-08 Nec Corp Instruction rearrangement program generating system
JPS63216135A (en) * 1987-03-05 1988-09-08 Oki Electric Ind Co Ltd Program translation system
JPH06208462A (en) * 1991-02-27 1994-07-26 Sun Microsyst Inc Method and apparatus for cost-based heuristic scheduling of instructions for pipeline processors

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62282333A (en) * 1986-05-31 1987-12-08 Nec Corp Instruction rearrangement program generating system
JPS63216135A (en) * 1987-03-05 1988-09-08 Oki Electric Ind Co Ltd Program translation system
JPH06208462A (en) * 1991-02-27 1994-07-26 Sun Microsyst Inc Method and apparatus for cost-based heuristic scheduling of instructions for pipeline processors

Also Published As

Publication number Publication date
JPS5737889B2 (en) 1982-08-12

Similar Documents

Publication Publication Date Title
US4910669A (en) Binary tree multiprocessor
EP0840213A3 (en) A branch executing system and method
JPS57757A (en) Job execution schedule system
EP0394624A3 (en) Multiple sequence processor system
NO168793C (en) PROCEDURE FOR DETERMINING OR DETERMINING MIMOTOPES
ATE11607T1 (en) PIPELINE CONTROL FOR GENERATION OF INSTRUCTIONS IN A DIGITAL COMPUTER.
JPS5580131A (en) Automatic job start processing system
JPS57168350A (en) Information processor
JPS57109084A (en) Schedule system for instruction in parallel computer having plural operating devices
JPS5644942A (en) Information processing unit
JPS55140923A (en) Information processing system
JPS5447545A (en) Multiple processor system
JPS54105939A (en) Information processor
JPS5668878A (en) Data processor
JPS63141131A (en) Pipeline control system
JPS5621247A (en) Branch control system
JPS56147246A (en) Program control device
JPS54161237A (en) Address converting method
JPS5552149A (en) Branch system for microprogram
JPS567146A (en) Process time reducing method for microcomputer
JPS5549748A (en) Microprogram control unit
Swanson International regulation of the ivory trade
JPS5690347A (en) Generation system of load module
JPS5621239A (en) Processing system for branch instruction
JPS54121031A (en) Information processor