JPS5729152A - Information processor prefetching instruction - Google Patents
Information processor prefetching instructionInfo
- Publication number
- JPS5729152A JPS5729152A JP10344080A JP10344080A JPS5729152A JP S5729152 A JPS5729152 A JP S5729152A JP 10344080 A JP10344080 A JP 10344080A JP 10344080 A JP10344080 A JP 10344080A JP S5729152 A JPS5729152 A JP S5729152A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- branch
- buffer registers
- word
- nsips10
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Abstract
PURPOSE:To process a branch instruction at a high speed by prefetching the branch instruction by decoding an instruction several instructions after a present instruction position. CONSTITUTION:Each time an instruction word is read out of a storage part, an instruction starting position in a new instruction word according to the decoding result of the bit of part of the readout instruction word and the states of a following instruction position flag NEXTIPF9 at the point in time and previously set instruction position flag IPFs5-8 in instruction buffer registers, and instruction flags NSIPs 10-12 in corresponding instruction buffer registers are set. Further, an instruction following or several instructions after the instruction, being fetched, indicated by pointers NSIPs10-12 is prefetched according to values of the pointers NSIPs10-12 and the instruction position flags IPFs5-8 in the instruction buffer registers, and when it is a branch instruction, a branch destination address is further calculated to read an instruction from the branch destination address in advance.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10344080A JPS5729152A (en) | 1980-07-28 | 1980-07-28 | Information processor prefetching instruction |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10344080A JPS5729152A (en) | 1980-07-28 | 1980-07-28 | Information processor prefetching instruction |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5729152A true JPS5729152A (en) | 1982-02-17 |
| JPS6411973B2 JPS6411973B2 (en) | 1989-02-28 |
Family
ID=14354088
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10344080A Granted JPS5729152A (en) | 1980-07-28 | 1980-07-28 | Information processor prefetching instruction |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5729152A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6312029A (en) * | 1986-03-26 | 1988-01-19 | Hitachi Ltd | information processing equipment |
| JPH03156534A (en) * | 1989-08-28 | 1991-07-04 | Nec Corp | Microprocessor |
| JPH0784782A (en) * | 1993-09-09 | 1995-03-31 | Nec Corp | Information processor |
-
1980
- 1980-07-28 JP JP10344080A patent/JPS5729152A/en active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6312029A (en) * | 1986-03-26 | 1988-01-19 | Hitachi Ltd | information processing equipment |
| JPH03156534A (en) * | 1989-08-28 | 1991-07-04 | Nec Corp | Microprocessor |
| JPH0784782A (en) * | 1993-09-09 | 1995-03-31 | Nec Corp | Information processor |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6411973B2 (en) | 1989-02-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0401992A3 (en) | Method and apparatus for speeding branch instructions | |
| JPS5387640A (en) | Data processing unit | |
| JPS56149646A (en) | Operation controller | |
| JPS5621240A (en) | Information processor | |
| JPS56123041A (en) | Information processor | |
| TW377422B (en) | Pipeline processor capable of reducing branch hazards with small-scale circuit | |
| JPS5729152A (en) | Information processor prefetching instruction | |
| JPS5759253A (en) | Branch instruction prefetch system | |
| JPS57152046A (en) | Instruction buffer controlling method | |
| JPS573143A (en) | Instruction prefetching system | |
| JPS5582357A (en) | Information processing unit | |
| JPS5566028A (en) | Information processing unit | |
| JPS578851A (en) | Parallel processing system | |
| JPS5694444A (en) | Information processing device | |
| JPS56152056A (en) | Pseudo fault generator | |
| EP0190484A3 (en) | Enhanced speed digital computer and method of speed enhancement | |
| JPS57106982A (en) | Data processor | |
| JPS5654550A (en) | Information processor | |
| JPS5680871A (en) | Buffer memory control system | |
| JPS56137447A (en) | Information processor | |
| JPS5543680A (en) | Address designation system | |
| JPS647130A (en) | Instruction prefetch method for memory system | |
| JPS57169854A (en) | Information processor | |
| JPS56114051A (en) | Data process system | |
| JPS5448459A (en) | Control unit of instruction advance fetch |