JPS573300A - Semicondutor storage device - Google Patents
Semicondutor storage deviceInfo
- Publication number
- JPS573300A JPS573300A JP7747280A JP7747280A JPS573300A JP S573300 A JPS573300 A JP S573300A JP 7747280 A JP7747280 A JP 7747280A JP 7747280 A JP7747280 A JP 7747280A JP S573300 A JPS573300 A JP S573300A
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- cell part
- written
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
Landscapes
- Tests Of Electronic Circuits (AREA)
- Static Random-Access Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
PURPOSE:To test a data system circuit while it is isolated from memory cells, by delaying a readout clock only during writing operation and by outputting fetched data on a data line without reference to information of a memory cell part. CONSTITUTION:When data is written while the clock of a write clock generating circuit 12 is at a high level, a readout clock from a readout clock generator 23 is delayed through a delay circuit 26, and input data is fetched to a data line 16 via a data input circuit 14 and, while written and stored in a memory cell part 17, outputted through a multiplexer 24, a data output circuit 25, etc. For this purpose, the data while written in the cell part 17 applied to the circuit and data outputted from an output terminal 19 are compared mutually, so that while the operation of the cell part 17 is isolated, which of the circuit 14, data line 16, multiplexer 24, output circuit 25, etc., in the data system circuit is faulty is tested.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55077472A JPS6040120B2 (en) | 1980-06-09 | 1980-06-09 | semiconductor storage device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55077472A JPS6040120B2 (en) | 1980-06-09 | 1980-06-09 | semiconductor storage device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS573300A true JPS573300A (en) | 1982-01-08 |
| JPS6040120B2 JPS6040120B2 (en) | 1985-09-09 |
Family
ID=13634920
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55077472A Expired JPS6040120B2 (en) | 1980-06-09 | 1980-06-09 | semiconductor storage device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6040120B2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6432491A (en) * | 1987-07-27 | 1989-02-02 | Nippon Electric Ic Microcomput | Semiconductor storage device |
| JPH01277950A (en) * | 1988-04-30 | 1989-11-08 | Hitachi Ltd | Digital processor |
-
1980
- 1980-06-09 JP JP55077472A patent/JPS6040120B2/en not_active Expired
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6432491A (en) * | 1987-07-27 | 1989-02-02 | Nippon Electric Ic Microcomput | Semiconductor storage device |
| JPH01277950A (en) * | 1988-04-30 | 1989-11-08 | Hitachi Ltd | Digital processor |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6040120B2 (en) | 1985-09-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| HK1588A (en) | Semiconductor memory device | |
| KR870002582A (en) | Semiconductor Memory with Test Pattern Generation Circuit | |
| KR960012012A (en) | Synchronous Semiconductor Memory | |
| ATE209821T1 (en) | HIGH SPEED TEST SYSTEM FOR STORAGE DEVICE | |
| KR970017656A (en) | High Speed Semiconductor Memory with Burst Mode | |
| KR970051455A (en) | Semiconductor memory device having redundant cell test control circuit | |
| US5367526A (en) | Memory module, parity bit emulator, and associated method for parity bit emulation | |
| KR910001771A (en) | Semiconductor memory device | |
| KR970023464A (en) | Semiconductor memory with test circuit | |
| KR920010622A (en) | Semiconductor integrated circuit device | |
| JPS57111890A (en) | Storage device | |
| KR910015999A (en) | Semiconductor memory device | |
| JPS5538603A (en) | Semiconductor memory device | |
| JPS57103195A (en) | Semiconductor storage device | |
| KR880013070A (en) | Digital Signal Processing Equipment | |
| TW332355B (en) | Semiconductor device having a latch circuit for latching externally input data | |
| JPS573300A (en) | Semicondutor storage device | |
| TW349226B (en) | A test method of high speed memory devices in which limit conditions for the clock signals are defined | |
| KR920702574A (en) | Semiconductor integrated circuit | |
| JPS56169292A (en) | Storage device | |
| TW329526B (en) | Test circuit for RAM | |
| JPS5782298A (en) | Diagnostic system for storage device | |
| TW429683B (en) | Improved dynamic access memory delay circuits and methods therefor | |
| JPS573299A (en) | Memory integrated circuit | |
| JPS5744296A (en) | Storage device |