JPS573431A - Complementary mos logical circuit - Google Patents
Complementary mos logical circuitInfo
- Publication number
- JPS573431A JPS573431A JP7637880A JP7637880A JPS573431A JP S573431 A JPS573431 A JP S573431A JP 7637880 A JP7637880 A JP 7637880A JP 7637880 A JP7637880 A JP 7637880A JP S573431 A JPS573431 A JP S573431A
- Authority
- JP
- Japan
- Prior art keywords
- input signal
- logical circuit
- output terminal
- complementary mos
- turned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000295 complement effect Effects 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
Landscapes
- Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
Abstract
PURPOSE:To establish a ternary logical circuit in which an inverting circuit can be omitted, by making the output state to a high impedance state with one kind of input signal. CONSTITUTION:When an input signal Q is ''0'', N-MOSs 23, 25 are turned off, a DC current path toward an output terminal 21 is interrupted and the output terminal 21 is at high impedance state. When an input signal Q is at ''1'' and an input signal A is ''0'', since P-MOS 22 and N-MOS 23 are both turned on, the output terminal 21 is at ''1'', and when the input signal A is at ''1'', since both the N-MOSs 23, 25 are turned on, the output terminal 21 is at ''0''.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7637880A JPS573431A (en) | 1980-06-06 | 1980-06-06 | Complementary mos logical circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7637880A JPS573431A (en) | 1980-06-06 | 1980-06-06 | Complementary mos logical circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS573431A true JPS573431A (en) | 1982-01-08 |
Family
ID=13603667
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7637880A Pending JPS573431A (en) | 1980-06-06 | 1980-06-06 | Complementary mos logical circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS573431A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03179914A (en) * | 1989-12-08 | 1991-08-05 | Nec Corp | Bus driver circuit |
| JPH088722A (en) * | 1995-07-10 | 1996-01-12 | Hitachi Ltd | 3-state circuit |
| US5631579A (en) * | 1994-11-21 | 1997-05-20 | Mitsubishi Denki Kabushiki Kaisha | Output buffer circuit for interfacing semiconductor integrated circuits operating on different supply voltages |
| US5811992A (en) * | 1994-12-16 | 1998-09-22 | Sun Microsystems, Inc. | Dynamic clocked inverter latch with reduced charged leakage and reduced body effect |
-
1980
- 1980-06-06 JP JP7637880A patent/JPS573431A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03179914A (en) * | 1989-12-08 | 1991-08-05 | Nec Corp | Bus driver circuit |
| US5631579A (en) * | 1994-11-21 | 1997-05-20 | Mitsubishi Denki Kabushiki Kaisha | Output buffer circuit for interfacing semiconductor integrated circuits operating on different supply voltages |
| US5811992A (en) * | 1994-12-16 | 1998-09-22 | Sun Microsystems, Inc. | Dynamic clocked inverter latch with reduced charged leakage and reduced body effect |
| JPH088722A (en) * | 1995-07-10 | 1996-01-12 | Hitachi Ltd | 3-state circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| HK66484A (en) | Cmos polarity reversal circuit | |
| JPS6471217A (en) | Output buffer circuit | |
| JPS577632A (en) | Electronic switch | |
| JPS573431A (en) | Complementary mos logical circuit | |
| JPS6417510A (en) | Btl power amplifier circuit | |
| JPS5776925A (en) | Mos type circuit | |
| JPS5535574A (en) | Logic device | |
| JPS566530A (en) | Multiinput analog switch circuit | |
| JPS6458118A (en) | Input and output circuit | |
| JPS5776923A (en) | Signal input circuit | |
| JPS56162539A (en) | Signal-line driving circuit | |
| JPS6412721A (en) | Input/output circuit | |
| JPS6430321A (en) | Flip flop circuit | |
| JPS5779457A (en) | Voltage comparing circuit | |
| JPS5763956A (en) | Discrimination circuit used in common for binary code and ternary code | |
| JPS555565A (en) | Semiconductor integrated circuit | |
| JPS57188115A (en) | Complementary fet push-pull circuit | |
| JPS5711535A (en) | Integrated logical circuit | |
| JPS5568729A (en) | Input circuit with input level decision | |
| JPS57113625A (en) | Input circuit | |
| JPS5666930A (en) | Input circuit | |
| JPS57121315A (en) | Flip-flop circuit | |
| JPS57147330A (en) | Logical circuit | |
| JPS57211822A (en) | Polarity controlling circuit | |
| JPS57157637A (en) | Buffer circuit device |