JPS5779541A - Interprocessor communication system - Google Patents
Interprocessor communication systemInfo
- Publication number
- JPS5779541A JPS5779541A JP55155450A JP15545080A JPS5779541A JP S5779541 A JPS5779541 A JP S5779541A JP 55155450 A JP55155450 A JP 55155450A JP 15545080 A JP15545080 A JP 15545080A JP S5779541 A JPS5779541 A JP S5779541A
- Authority
- JP
- Japan
- Prior art keywords
- processing
- processors
- data
- transferred
- communication system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
- Communication Control (AREA)
Abstract
PURPOSE:To perform high-frequency INQ processing with efficiency by performing the command chaining of transmission processing and reception processing between two processors and by directly transferring data between the process data areas of both the processors. CONSTITUTION:A request for processing is sent from the 1st process 4-1 in either one of processors 1-1 and 1-2 coupled mutually by an inter-processor coupler 3 through channel devices 2-1 and 2-2, and the result of the processing is returned to the 1st process 4-1. In this state, the command chaining of transmission processing and reception processing between both the processor is performed. Data to be transferred between the 1st and 2nd processes 4-1 and 4-2 are transferred from the data area of one process to that of the other directly without being passed through a buffer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55155450A JPS5779541A (en) | 1980-11-05 | 1980-11-05 | Interprocessor communication system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55155450A JPS5779541A (en) | 1980-11-05 | 1980-11-05 | Interprocessor communication system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5779541A true JPS5779541A (en) | 1982-05-18 |
Family
ID=15606302
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55155450A Pending JPS5779541A (en) | 1980-11-05 | 1980-11-05 | Interprocessor communication system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5779541A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58168126A (en) * | 1982-03-29 | 1983-10-04 | Fujitsu Ltd | Controlling system of data transfer |
| US5935204A (en) * | 1989-11-08 | 1999-08-10 | Fujitsu Limited | System for a multi-processor system wherein each processor transfers a data block from cache if a cache hit and from main memory only if cache miss |
-
1980
- 1980-11-05 JP JP55155450A patent/JPS5779541A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58168126A (en) * | 1982-03-29 | 1983-10-04 | Fujitsu Ltd | Controlling system of data transfer |
| US5935204A (en) * | 1989-11-08 | 1999-08-10 | Fujitsu Limited | System for a multi-processor system wherein each processor transfers a data block from cache if a cache hit and from main memory only if cache miss |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6450150A (en) | Fault tolerant digital data processor with improved input/output controller | |
| GB2359170A (en) | Method and apparatus for balancing workloads among paths in a multi-path computer system | |
| JPS55153024A (en) | Bus control system | |
| JPS5779541A (en) | Interprocessor communication system | |
| JPS57768A (en) | Message transmission and reception system between processor | |
| DE3277424D1 (en) | Coupler for processors | |
| JPS5723166A (en) | Parallel data processing system driven by tree structure data | |
| JPS54127239A (en) | Input-output control system | |
| JPS5525110A (en) | Data processing system | |
| JPS57185533A (en) | Interruption method for transmission control | |
| JPS5542434A (en) | Waveguide-type coupler | |
| JPS54142903A (en) | Information transfer confirmation system for computer network | |
| JPS5537666A (en) | Information transfer controller | |
| JPS5768948A (en) | Data transfer system between central processors | |
| JPS5757363A (en) | Processor of parallel data | |
| JPS54159104A (en) | Communication control unit | |
| JPS5559526A (en) | Inter-processor data exchange system | |
| JPS5339022A (en) | Information process unit | |
| JPS5556746A (en) | Data transmission/reception system | |
| JPS6254357A (en) | Terminal multiplex connection system | |
| JPS6476136A (en) | Transmission system for initial program of terminal equipment | |
| JPS55105729A (en) | Data processing unit | |
| JPS5750046A (en) | Data transmission system | |
| JPS63237119A (en) | Data input control system | |
| JPS5459005A (en) | Data communication method |