JPS578829A - Input and output controller - Google Patents
Input and output controllerInfo
- Publication number
- JPS578829A JPS578829A JP8289680A JP8289680A JPS578829A JP S578829 A JPS578829 A JP S578829A JP 8289680 A JP8289680 A JP 8289680A JP 8289680 A JP8289680 A JP 8289680A JP S578829 A JPS578829 A JP S578829A
- Authority
- JP
- Japan
- Prior art keywords
- data
- reading
- buffer
- bytes
- data transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To improve the efficiency of use of a system by shortening a data transfer time, by providing a byte number register which compares the number of bytes written in a data buffer with that read out from the data buffer. CONSTITUTION:The cycle of writing in a data buffer 14 and the cycle of reading are alternated and data reading from a disk device 1 and data writing to a disk device 5 are performed simultaneously. For example, the number of data bytes of the 1st record in the device 1 is N and after (m) bytes are written in the buffer 14, a data transfer request signal from the device and a data transfer indication signal from the device 1 alternate. In this case, a byte number comparing register 15 has an (m-1) and an (m) alternately from this time until the completion of the reading of the final data in the 1st record.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8289680A JPS578829A (en) | 1980-06-20 | 1980-06-20 | Input and output controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8289680A JPS578829A (en) | 1980-06-20 | 1980-06-20 | Input and output controller |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS578829A true JPS578829A (en) | 1982-01-18 |
Family
ID=13787024
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8289680A Pending JPS578829A (en) | 1980-06-20 | 1980-06-20 | Input and output controller |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS578829A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5980453A (en) * | 1982-10-29 | 1984-05-09 | Mitsubishi Rayon Co Ltd | Carbon fiber reinforced polyolefin resin composition |
| JPS5986646A (en) * | 1982-11-10 | 1984-05-18 | Mitsubishi Rayon Co Ltd | Reinforced polyolefin resin composition |
| JPS6039265A (en) * | 1983-08-12 | 1985-03-01 | Fujitsu Ltd | Data transfer system |
| JPS6240562A (en) * | 1985-08-17 | 1987-02-21 | Casio Comput Co Ltd | File transfer device |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5567822A (en) * | 1978-11-17 | 1980-05-22 | Hitachi Ltd | Channel connection system |
-
1980
- 1980-06-20 JP JP8289680A patent/JPS578829A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5567822A (en) * | 1978-11-17 | 1980-05-22 | Hitachi Ltd | Channel connection system |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5980453A (en) * | 1982-10-29 | 1984-05-09 | Mitsubishi Rayon Co Ltd | Carbon fiber reinforced polyolefin resin composition |
| JPS5986646A (en) * | 1982-11-10 | 1984-05-18 | Mitsubishi Rayon Co Ltd | Reinforced polyolefin resin composition |
| JPS6039265A (en) * | 1983-08-12 | 1985-03-01 | Fujitsu Ltd | Data transfer system |
| JPS6240562A (en) * | 1985-08-17 | 1987-02-21 | Casio Comput Co Ltd | File transfer device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0031499A3 (en) | Data processing apparatus adapted for memory readback checking | |
| SE7704460L (en) | TIME COMPRESSION SYSTEM | |
| JPS578829A (en) | Input and output controller | |
| JPS57130150A (en) | Register control system | |
| JPS54145444A (en) | Control system of buffer memory | |
| SU1564695A1 (en) | Buffer memory unit | |
| SU401014A1 (en) | THE DEVICE OF THE TRANSFORMATION OF THE SCALE IS IMAGED | |
| JPS57164482A (en) | Memory controlling system | |
| SU1003151A1 (en) | Storage device with information check at recording | |
| SU377782A1 (en) | DEVICE FOR PROCESSING OF INFORMATION | |
| SU703842A1 (en) | Information readout device | |
| SU1410100A1 (en) | Storage with sequential data input | |
| SU1619282A1 (en) | Memory | |
| JPS57112177A (en) | Frame signal generating device | |
| SU824319A1 (en) | Self-checking storage | |
| JPS5694591A (en) | Failure diagnosis system of buffer memory circuit first-in and first-out | |
| JPS56168251A (en) | Data transfer buffer system | |
| JPS56169949A (en) | Multiplex processing circuit | |
| JPS5557962A (en) | Error detection system | |
| JPS57191748A (en) | Buffer memory controlling system | |
| JPS554757A (en) | Error control system of memory unit | |
| JPS5743219A (en) | Data transfer device | |
| JPS56114056A (en) | Memory device for pointer-type data | |
| JPS57103531A (en) | Memory controller | |
| JPS5545141A (en) | Pcm recorder |