JPS58222551A - 半導体用リ−ドフレ−ム - Google Patents
半導体用リ−ドフレ−ムInfo
- Publication number
- JPS58222551A JPS58222551A JP57105857A JP10585782A JPS58222551A JP S58222551 A JPS58222551 A JP S58222551A JP 57105857 A JP57105857 A JP 57105857A JP 10585782 A JP10585782 A JP 10585782A JP S58222551 A JPS58222551 A JP S58222551A
- Authority
- JP
- Japan
- Prior art keywords
- base material
- lead frame
- lead
- tin
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/456—Materials
- H10W70/457—Materials of metallic layers on leadframes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07331—Connecting techniques
- H10W72/07336—Soldering or alloying
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
- H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57105857A JPS58222551A (ja) | 1982-06-18 | 1982-06-18 | 半導体用リ−ドフレ−ム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57105857A JPS58222551A (ja) | 1982-06-18 | 1982-06-18 | 半導体用リ−ドフレ−ム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58222551A true JPS58222551A (ja) | 1983-12-24 |
| JPS6347267B2 JPS6347267B2 (2) | 1988-09-21 |
Family
ID=14418652
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57105857A Granted JPS58222551A (ja) | 1982-06-18 | 1982-06-18 | 半導体用リ−ドフレ−ム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58222551A (2) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58127355A (ja) * | 1982-01-25 | 1983-07-29 | Hitachi Ltd | リ−ドフレ−ム |
-
1982
- 1982-06-18 JP JP57105857A patent/JPS58222551A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58127355A (ja) * | 1982-01-25 | 1983-07-29 | Hitachi Ltd | リ−ドフレ−ム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6347267B2 (2) | 1988-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100440493C (zh) | 半导体集成电路器件 | |
| US5633528A (en) | Lead frame structure for IC devices with strengthened encapsulation adhesion | |
| JP3841768B2 (ja) | パッケージ部品及び半導体パッケージ | |
| JP3760075B2 (ja) | 半導体パッケージ用リードフレーム | |
| US20080087996A1 (en) | Semiconductor device and manufacturing method of the same | |
| JP2006303492A (ja) | 半導体パッケージ用のリードフレーム | |
| EP0178170B1 (en) | Semiconductor device having a bonding wire and method for manufacturing it | |
| JP2989406B2 (ja) | 半導体装置用プリプレーテッドフレーム及びその製造方法 | |
| JP2009010407A (ja) | パッケージ部品及びその製造方法ならびに半導体パッケージ | |
| CN101325190A (zh) | 导线架上具有图案的四方扁平无引脚封装结构 | |
| TW469544B (en) | Method of manufacturing a plated electronic termination | |
| CN1953168B (zh) | 引线框架 | |
| TW475245B (en) | Semiconductor device, external connecting terminal body structure and method for producing semiconductor devices | |
| JPS58222551A (ja) | 半導体用リ−ドフレ−ム | |
| JP4628263B2 (ja) | パッケージ部品及びその製造方法ならびに半導体パッケージ | |
| JPH0917910A (ja) | 半導体装置及びその製造方法、検査方法、実装基板 | |
| TW517315B (en) | Ag-pre-plated lead frame for semiconductor package | |
| JPS5914658A (ja) | 半導体用リ−ドフレ−ム | |
| US20230369179A1 (en) | Semiconductor device | |
| JPH08204081A (ja) | 半導体装置用リードフレーム及び半導体装置とその製造法 | |
| JPS59149042A (ja) | 半導体用リ−ドフレ−ム | |
| JPH0362560A (ja) | はんだ付け適性仕上げを形成する方法 | |
| JPS6244545Y2 (2) | ||
| JPS602777B2 (ja) | 電子装置用リ−ドフレ−ム | |
| JPS58161355A (ja) | 半導体整流素子 |