JPS5839027A - Mos型半導体装置の製造方法 - Google Patents

Mos型半導体装置の製造方法

Info

Publication number
JPS5839027A
JPS5839027A JP56137238A JP13723881A JPS5839027A JP S5839027 A JPS5839027 A JP S5839027A JP 56137238 A JP56137238 A JP 56137238A JP 13723881 A JP13723881 A JP 13723881A JP S5839027 A JPS5839027 A JP S5839027A
Authority
JP
Japan
Prior art keywords
region
film
isolation region
element isolation
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56137238A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6220697B2 (sr
Inventor
Satoru Maeda
哲 前田
Hiroshi Iwai
洋 岩井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP56137238A priority Critical patent/JPS5839027A/ja
Priority to US06/307,877 priority patent/US4560421A/en
Publication of JPS5839027A publication Critical patent/JPS5839027A/ja
Publication of JPS6220697B2 publication Critical patent/JPS6220697B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01Manufacture or treatment
    • H10W10/011Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/018Manufacture or treatment of isolation regions comprising dielectric materials using selective deposition of crystalline silicon, e.g. using epitaxial growth of silicon
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials

Landscapes

  • Recrystallisation Techniques (AREA)
  • Element Separation (AREA)
JP56137238A 1980-10-02 1981-09-01 Mos型半導体装置の製造方法 Granted JPS5839027A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP56137238A JPS5839027A (ja) 1981-09-01 1981-09-01 Mos型半導体装置の製造方法
US06/307,877 US4560421A (en) 1980-10-02 1981-10-02 Semiconductor device and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56137238A JPS5839027A (ja) 1981-09-01 1981-09-01 Mos型半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS5839027A true JPS5839027A (ja) 1983-03-07
JPS6220697B2 JPS6220697B2 (sr) 1987-05-08

Family

ID=15193996

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56137238A Granted JPS5839027A (ja) 1980-10-02 1981-09-01 Mos型半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS5839027A (sr)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5061189A (sr) * 1973-09-28 1975-05-26

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5061189A (sr) * 1973-09-28 1975-05-26

Also Published As

Publication number Publication date
JPS6220697B2 (sr) 1987-05-08

Similar Documents

Publication Publication Date Title
US4418470A (en) Method for fabricating silicon-on-sapphire monolithic microwave integrated circuits
US4149307A (en) Process for fabricating insulated-gate field-effect transistors with self-aligned contacts
JPS63308387A (ja) 半導体装置の製造方法
JPH0468786B2 (sr)
JPH01268072A (ja) 接合形電界効果トランジスタを製造する方法
JPS582076A (ja) シヨツトキダイオ−ドの製造方法
US4775644A (en) Zero bird-beak oxide isolation scheme for integrated circuits
US4170500A (en) Process for forming field dielectric regions in semiconductor structures without encroaching on device regions
JPH0231464A (ja) 半導体装置
US4498223A (en) Method of fabrication of monolithic integrated circuit structure
JPS5839027A (ja) Mos型半導体装置の製造方法
JPH0210730A (ja) 集積回路チップ上の電界効果トランジスタ用のフィールド・アイソレーション形成方法と構造
JP2904545B2 (ja) 高耐圧プレーナ型半導体素子およびその製造方法
JPH05343413A (ja) バイポーラトランジスタとその製造方法
JPS61285763A (ja) シヨツトキ−バリヤ型半導体装置およびその製造方法
KR0156125B1 (ko) 반도체 소자 제조방법
KR940010540B1 (ko) 게더링 기능을 갖는 소자분리영역 형성방법 및 그 구조
JP2745946B2 (ja) 半導体集積回路の製造方法
KR940001254B1 (ko) 폴리실리콘을 이용한 반도체 소자의 분리(isolation) 방법
EP0146212A1 (en) Schottky barrier diode and method of manufacturing it
JPS59197174A (ja) Mis型半導体装置
KR20000024786A (ko) 바이폴라 트랜지스터의 제조방법
JPS59155167A (ja) 半導体装置の製造方法
JPS6386476A (ja) 半導体集積回路装置の製造方法
JPS63138768A (ja) シヨツトキバリア形半導体装置の製造方法