JPS59121420A - Ｃｍｏｓ型集積回路の入力回路 - Google Patents

Ｃｍｏｓ型集積回路の入力回路

Info

Publication number
JPS59121420A
JPS59121420A JP23175382A JP23175382A JPS59121420A JP S59121420 A JPS59121420 A JP S59121420A JP 23175382 A JP23175382 A JP 23175382A JP 23175382 A JP23175382 A JP 23175382A JP S59121420 A JPS59121420 A JP S59121420A
Authority
JP
Japan
Prior art keywords
inverter
output
input
circuit
bus line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23175382A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6312287B2 (2
Inventor
Hitoshi Sato
均 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP23175382A priority Critical patent/JPS59121420A/ja
Publication of JPS59121420A publication Critical patent/JPS59121420A/ja
Publication of JPS6312287B2 publication Critical patent/JPS6312287B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
JP23175382A 1982-12-27 1982-12-27 Ｃｍｏｓ型集積回路の入力回路 Granted JPS59121420A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23175382A JPS59121420A (ja) 1982-12-27 1982-12-27 Ｃｍｏｓ型集積回路の入力回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23175382A JPS59121420A (ja) 1982-12-27 1982-12-27 Ｃｍｏｓ型集積回路の入力回路

Publications (2)

Publication Number Publication Date
JPS59121420A true JPS59121420A (ja) 1984-07-13
JPS6312287B2 JPS6312287B2 (2) 1988-03-18

Family

ID=16928490

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23175382A Granted JPS59121420A (ja) 1982-12-27 1982-12-27 Ｃｍｏｓ型集積回路の入力回路

Country Status (1)

Country Link
JP (1) JPS59121420A (2)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0292625A1 (en) * 1986-03-07 1988-11-30 The Singer Company Level clamp for three-state CMOS bus structure

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5750032A (en) * 1980-09-09 1982-03-24 Matsushita Electric Ind Co Ltd Integrated circuit
JPS592409A (ja) * 1982-06-28 1984-01-09 Fujitsu Ltd 帰還型ラツチ付入力回路

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5750032A (en) * 1980-09-09 1982-03-24 Matsushita Electric Ind Co Ltd Integrated circuit
JPS592409A (ja) * 1982-06-28 1984-01-09 Fujitsu Ltd 帰還型ラツチ付入力回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0292625A1 (en) * 1986-03-07 1988-11-30 The Singer Company Level clamp for three-state CMOS bus structure

Also Published As

Publication number Publication date
JPS6312287B2 (2) 1988-03-18

Similar Documents

Publication Publication Date Title
US9484921B2 (en) LVDS input circuit with comparators, or gate, and multiplexer
TW316959B (en) Circuit and method of low-power-consumption binary signal transmission interface
JP4041461B2 (ja) スリープ・モード中の信号状態および漏れ電流の制御
EP0503850A1 (en) Microprocessor with low power bus
JP2609756B2 (ja) 半導体集積回路の使用方法
US6690196B1 (en) Simultaneous bi-directional I/O system
JPS59121420A (ja) Ｃｍｏｓ型集積回路の入力回路
EP0297932B1 (en) Bus transmitter having controlled trapezoidal slew rate
US5831453A (en) Method and apparatus for low power data transmission
KR920015736A (ko) 반도체 집적회로
US5850154A (en) Data transmission method and data transmission circuit
JPS6155300B2 (2)
US5636165A (en) Apparatus for and method of facilitating proper data transfer between two or more digital memory elements
US6275088B1 (en) Method and apparatus for dynamic impedance clamping of a digital signal delivered over a transmission line
JP3225528B2 (ja) レジスタ回路
US20020050839A1 (en) Receiver circuit for a complementary signal
US6504486B1 (en) Dual voltage sense cell for input/output dynamic termination logic
JPH10285012A (ja) 半導体集積回路、電子回路装置、及び入出力バッファテスト方法
JPS60116223A (ja) ドライステ−トゲ−トの保護回路
JPS58186825A (ja) 集積回路
JPH08101813A (ja) データの変調復調方法
JPH04329711A (ja) 半導体集積回路
JPS61214016A (ja) 半導体集積回路装置
JPH02205110A (ja) フリップフロップ回路装置
JPS6281118A (ja) 入出力回路