JPS59121447A - システム負荷の等価的再生方式 - Google Patents

システム負荷の等価的再生方式

Info

Publication number
JPS59121447A
JPS59121447A JP57224533A JP22453382A JPS59121447A JP S59121447 A JPS59121447 A JP S59121447A JP 57224533 A JP57224533 A JP 57224533A JP 22453382 A JP22453382 A JP 22453382A JP S59121447 A JPS59121447 A JP S59121447A
Authority
JP
Japan
Prior art keywords
load
transaction
test
control circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57224533A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6253858B2 (2
Inventor
Takayasu Koike
隆康 小池
Masahiro Ito
正博 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57224533A priority Critical patent/JPS59121447A/ja
Publication of JPS59121447A publication Critical patent/JPS59121447A/ja
Publication of JPS6253858B2 publication Critical patent/JPS6253858B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP57224533A 1982-12-21 1982-12-21 システム負荷の等価的再生方式 Granted JPS59121447A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57224533A JPS59121447A (ja) 1982-12-21 1982-12-21 システム負荷の等価的再生方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57224533A JPS59121447A (ja) 1982-12-21 1982-12-21 システム負荷の等価的再生方式

Publications (2)

Publication Number Publication Date
JPS59121447A true JPS59121447A (ja) 1984-07-13
JPS6253858B2 JPS6253858B2 (2) 1987-11-12

Family

ID=16815285

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57224533A Granted JPS59121447A (ja) 1982-12-21 1982-12-21 システム負荷の等価的再生方式

Country Status (1)

Country Link
JP (1) JPS59121447A (2)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS638948A (ja) * 1986-06-30 1988-01-14 Nec Corp 交換ソフトウエアの自動試験方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS638948A (ja) * 1986-06-30 1988-01-14 Nec Corp 交換ソフトウエアの自動試験方式

Also Published As

Publication number Publication date
JPS6253858B2 (2) 1987-11-12

Similar Documents

Publication Publication Date Title
JPS608953A (ja) プログラム・アナライザ
CN115373929A (zh) 测试方法、装置、设备、可读存储介质及程序产品
JPS59121447A (ja) システム負荷の等価的再生方式
JP2585592B2 (ja) 電子計算機調整方法
WO2021247074A1 (en) Resumable instruction generation
CN117370168B (zh) 设置逻辑系统设计的仿真还原点的方法及相关设备
JPS608952A (ja) プログラム・アナライザ
JPS59114650A (ja) プログラムトレ−ス方式
JPH0561935A (ja) 論理シミユレーシヨン方式
US6629278B1 (en) Compressed data restoration apparatus, semiconductor tester equipped with same, and data compression/restoration method
JPS63300330A (ja) ファ−ムウェアのデバッグ方法
CN117632685A (zh) 一种数据分析方法、装置及相关设备
JPS6011944A (ja) プログラム・アナライザ
JP2878745B2 (ja) 論理シミュレータ
JPS6365542A (ja) デバツグ方式
JP3104684B2 (ja) デバッグ方法
JPS63201841A (ja) プログラム・デバツグ方式
JPS6299837A (ja) 入出力処理装置の検査方式
JPS63175945A (ja) プログラムのデバツク方法
JPS6014354A (ja) プログラム解析デ−タの収集方法
JPH01102647A (ja) テストプログラムロード制御方式
JPH07319732A (ja) テストカバレジ測定方法
JPS62119470A (ja) 実部品連動論理シミユレ−シヨン方式
JPS59161747A (ja) プログラムアナライザ
JPH01304559A (ja) 入出力機能試験方式