JPS59176846A - 並列デ−タ処理装置 - Google Patents

並列デ−タ処理装置

Info

Publication number: JPS59176846A
Authority: JP; Japan
Prior art keywords: data; packet; processing; processing device; packets
Prior art date: 1983-03-28
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Granted

Application number

JP58050498A

Other languages

English (en)

Japanese (ja)

Other versions

JPH0217821B2 (fr

Inventor

Akira Maeda

明前田

Kazunori Sekido

一紀関戸

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

National Institute of Advanced Industrial Science and Technology AIST

Original Assignee

Agency of Industrial Science and Technology

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1983-03-28

Filing date

1983-03-28

Publication date

1984-10-06

1983-03-28 Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology

1983-03-28 Priority to JP58050498A priority Critical patent/JPS59176846A/ja

1984-10-06 Publication of JPS59176846A publication Critical patent/JPS59176846A/ja

1990-04-23 Publication of JPH0217821B2 publication Critical patent/JPH0217821B2/ja

Status Granted legal-status Critical Current

Links

Landscapes

Multi Processors (AREA)

JP58050498A 1983-03-28 1983-03-28 並列デ−タ処理装置 Granted JPS59176846A (ja)

Priority Applications (1)

Application Number	Priority Date	Filing Date	Title
JP58050498A JPS59176846A (ja)	1983-03-28	1983-03-28	並列デ−タ処理装置

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP58050498A JPS59176846A (ja)	1983-03-28	1983-03-28	並列デ−タ処理装置

Publications (2)

Publication Number	Publication Date
JPS59176846A true JPS59176846A (ja)	1984-10-06
JPH0217821B2 JPH0217821B2 (fr)	1990-04-23

Family

ID=12860601

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP58050498A Granted JPS59176846A (ja)	1983-03-28	1983-03-28	並列デ−タ処理装置

Country Status (1)

Country	Link
JP (1)	JPS59176846A (fr)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS61107460A (ja) *	1984-10-30	1986-05-26	Mitsubishi Electric Corp	マルチプロセツサシステム
JPS61131062A (ja) *	1984-10-30	1986-06-18	Mitsubishi Electric Corp	マルチプロセツサシステム
JPS61256478A (ja) *	1985-05-10	1986-11-14	Hitachi Ltd	並列処理計算機
JPS63240664A (ja) *	1987-03-27	1988-10-06	Masahiro Sowa	高速処理計算機
JPH03229350A (ja) *	1990-02-05	1991-10-11	Matsushita Electric Ind Co Ltd	マルチプロセッサ装置
JP2012038262A (ja) *	2010-08-11	2012-02-23	Fujitsu Ltd	キャッシュメモリおよびデータ処理装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPH0465423U (fr) *	1990-10-19	1992-06-08

1983
- 1983-03-28 JP JP58050498A patent/JPS59176846A/ja active Granted

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS61107460A (ja) *	1984-10-30	1986-05-26	Mitsubishi Electric Corp	マルチプロセツサシステム
JPS61131062A (ja) *	1984-10-30	1986-06-18	Mitsubishi Electric Corp	マルチプロセツサシステム
JPS61256478A (ja) *	1985-05-10	1986-11-14	Hitachi Ltd	並列処理計算機
JPS63240664A (ja) *	1987-03-27	1988-10-06	Masahiro Sowa	高速処理計算機
JPH03229350A (ja) *	1990-02-05	1991-10-11	Matsushita Electric Ind Co Ltd	マルチプロセッサ装置
JP2012038262A (ja) *	2010-08-11	2012-02-23	Fujitsu Ltd	キャッシュメモリおよびデータ処理装置

Also Published As

Publication number	Publication date
JPH0217821B2 (fr)	1990-04-23

Similar Documents

Publication	Publication Date	Title
US6085303A (en)	2000-07-04	Seralized race-free virtual barrier network
US5418913A (en)	1995-05-23	System of two-way communication between processors using a single queue partitioned with pointers and limited overwrite privileges
EP0090026B1 (fr)	1988-03-16	Antememoire utilisant un circuit de remplacement a priorite moindre
JP4700773B2 (ja)	2011-06-15	スイッチをベースとするマルチプロセッサシステムに使用するための順序サポート機構
TW544589B (en)	2003-08-01	Loosely coupled-multi processor server
JPH02232758A (ja)	1990-09-14	マルチプロセッサ用システム制御ユニットをインタフェースするための装置
TW201734753A (zh)	2017-10-01	用於使資料元件列表能夠有高讀取率之系統及方法
US7035956B2 (en)	2006-04-25	Transmission control circuit, reception control circuit, communications control circuit, and communications control unit
EP0831496A2 (fr)	1998-03-25	Procédé et système pour tester une mémoire
JPS59176846A (ja)	1984-10-06	並列デ−タ処理装置
US5848297A (en)	1998-12-08	Control apparatus for maintaining order and accomplishing priority promotion in a computer interconnect
US20080307137A1 (en)	2008-12-11	Data processing system, method and interconnect fabric for synchronized communication in a data processing system
US20080175272A1 (en)	2008-07-24	Data processing system, method and interconnect fabric for selective link information allocation in a data processing system
JP2782521B2 (ja)	1998-08-06	マルチプロセッサ構造体のための相互接続システム
US5185879A (en)	1993-02-09	Cache system and control method therefor
CN118519949A (zh)	2024-08-20	数据传输装置、数据传输方法、电子设备和存储介质
US7254694B2 (en)	2007-08-07	Processors interconnect fabric with relay broadcasting and accumulation of partial responses
US20250123981A1 (en)	2025-04-17	Communication method performed on network-on-chip
JP3260515B2 (ja)	2002-02-25	複数ポート記憶装置のインタフェース回路
JPH02153455A (ja)	1990-06-13	非同期データ伝送装置
JPH036768A (ja)	1991-01-14	リング状階層化マルチプロセッサ
JPS60136850A (ja)	1985-07-20	マルチプロセッサ・システム
KR20250053721A (ko)	2025-04-22	네트워크 온 칩에서 수행되는 통신 방법
JPH01229542A (ja)	1989-09-13	Ｌａｎを用いたデータ伝送装置
JPS5975354A (ja)	1984-04-28	プロセッサ装置