JPS592163A - コンピユ−タ複合システム - Google Patents

コンピユ−タ複合システム

Info

Publication number
JPS592163A
JPS592163A JP57112258A JP11225882A JPS592163A JP S592163 A JPS592163 A JP S592163A JP 57112258 A JP57112258 A JP 57112258A JP 11225882 A JP11225882 A JP 11225882A JP S592163 A JPS592163 A JP S592163A
Authority
JP
Japan
Prior art keywords
data processing
processing system
mode
network
management table
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57112258A
Other languages
English (en)
Japanese (ja)
Other versions
JPS635791B2 (de
Inventor
Kikuo Takasaki
高崎 喜久夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57112258A priority Critical patent/JPS592163A/ja
Publication of JPS592163A publication Critical patent/JPS592163A/ja
Publication of JPS635791B2 publication Critical patent/JPS635791B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/18Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Multi Processors (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
JP57112258A 1982-06-29 1982-06-29 コンピユ−タ複合システム Granted JPS592163A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57112258A JPS592163A (ja) 1982-06-29 1982-06-29 コンピユ−タ複合システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57112258A JPS592163A (ja) 1982-06-29 1982-06-29 コンピユ−タ複合システム

Publications (2)

Publication Number Publication Date
JPS592163A true JPS592163A (ja) 1984-01-07
JPS635791B2 JPS635791B2 (de) 1988-02-05

Family

ID=14582197

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57112258A Granted JPS592163A (ja) 1982-06-29 1982-06-29 コンピユ−タ複合システム

Country Status (1)

Country Link
JP (1) JPS592163A (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62208159A (ja) * 1986-03-10 1987-09-12 Hitachi Ltd コンピユ−タシステムの構成情報管理方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62208159A (ja) * 1986-03-10 1987-09-12 Hitachi Ltd コンピユ−タシステムの構成情報管理方式

Also Published As

Publication number Publication date
JPS635791B2 (de) 1988-02-05

Similar Documents

Publication Publication Date Title
CN1470989B (zh) 独立于过程模式的驱动器模型
US5642482A (en) System for network transmission using a communication co-processor comprising a microprocessor to implement protocol layer and a microprocessor to manage DMA
JPH0414375B2 (de)
US7269630B2 (en) Automatically switching shared remote devices in a dense server environment thereby allowing the remote devices to function as a local device
JPS58137057A (ja) コンピユ−タ周辺制御装置
US20020087749A1 (en) Computer system, CPU and memory installed apparatus, and input/output control apparatus
JPS592163A (ja) コンピユ−タ複合システム
US6754658B1 (en) Database server processing system, method, program and program storage device
JPS58155467A (ja) 分配デ−タ処理システム、分配デ−タ処理回路網作動方法及びデ−タ処理方法
DE10007970A1 (de) Vorrichtung und Verfahren zum Umwandeln von Unterbrechungstransaktionen in Unterbrechungssignale, um Unterbrechungen an IA-32-Prozessoren zu verteilen
JPH04355836A (ja) 仮想計算機間データ転送処理装置
JPS6027421B2 (ja) マルチシステムの監視・制御方式
JPH0533088Y2 (de)
JPS5953963A (ja) デ−タ転送方法
JPS58217060A (ja) 分散形計算機システムにおけるバツクアツプ方式
JPS60134352A (ja) 二重化バス制御装置
JPH0346855B2 (de)
JPH0228866A (ja) ログイン切替え方式
JPH0314044A (ja) プログラム間通信方式
JPH04302040A (ja) 電子計算機システム
JPS5952945A (ja) 網制御方式
JPS63132373A (ja) 計算機システム操作方式
JPS62168496A (ja) プロセツサ間通信方式
JPS6381538A (ja) バツクアツプフアイルを有する二重化情報処理システムとその作動方法
JPS6063674A (ja) ローカル・エリア・ネツトワーク・システムにおけるフアイル検索方式