JPS599639U - code conversion circuit - Google Patents

code conversion circuit

Info

Publication number
JPS599639U
JPS599639U JP10438882U JP10438882U JPS599639U JP S599639 U JPS599639 U JP S599639U JP 10438882 U JP10438882 U JP 10438882U JP 10438882 U JP10438882 U JP 10438882U JP S599639 U JPS599639 U JP S599639U
Authority
JP
Japan
Prior art keywords
conversion circuit
code conversion
exclusive
output terminal
nth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10438882U
Other languages
Japanese (ja)
Inventor
「しし」倉　博久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP10438882U priority Critical patent/JPS599639U/en
Publication of JPS599639U publication Critical patent/JPS599639U/en
Pending legal-status Critical Current

Links

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第１図は２進コードを示す図、第２図は本考案によるフ
ニド変換回路、第３図は本考案の動作説明図である。 １〜４・・・・・・信号入力端子、５〜７・・・・・・
排他論理和ゲート回路、８〜１１・・・・・・信号出力
端子。FIG. 1 is a diagram showing a binary code, FIG. 2 is a Hunido conversion circuit according to the present invention, and FIG. 3 is an explanatory diagram of the operation of the present invention. 1-4...Signal input terminal, 5-7...
Exclusive OR gate circuit, 8 to 11...Signal output terminal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] Ｎピッ）（Ｎは２以上の整数）の並列２進信号をうけい
れる入力端子と、Ｎビットの符号間距離が１のグレイコ
ードを出力する出力端子と、Ｎ−１個の排他的論理和回
路を有し、ｉ番目（ｉ＝１〜Ｎ−１）の排他的論理和回
路は入力信号の最下位ビットからｉ番目とｉ＋１番目の
信号を入力し、各排他的論理和回路の出力を１〜Ｎ−１
番目の出力端子に接続しＮ番目の入力端子とＮ番目の出
力端子を直接接続することを特徴とするコード変換回路
。An input terminal that receives parallel binary signals of N bits (N is an integer of 2 or more), an output terminal that outputs a Gray code with an N-bit intersymbol distance of 1, and an exclusive OR of N-1 pieces. The i-th (i=1 to N-1) exclusive OR circuit inputs the i-th and i+1-th signals from the least significant bit of the input signal, and the output of each exclusive OR circuit is 1~N-1
A code conversion circuit characterized in that the code conversion circuit is connected to the Nth output terminal, and directly connects the Nth input terminal and the Nth output terminal.
JP10438882U 1982-07-12 1982-07-12 code conversion circuit Pending JPS599639U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10438882U JPS599639U (en) 1982-07-12 1982-07-12 code conversion circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10438882U JPS599639U (en) 1982-07-12 1982-07-12 code conversion circuit

Publications (1)

Publication Number Publication Date
JPS599639U true JPS599639U (en) 1984-01-21

Family

ID=30245136

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10438882U Pending JPS599639U (en) 1982-07-12 1982-07-12 code conversion circuit

Country Status (1)

Country Link
JP (1) JPS599639U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01135929U (en) * 1988-03-14 1989-09-18
JPH0232831U (en) * 1988-08-26 1990-03-01

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50155147A (en) * 1974-06-03 1975-12-15

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50155147A (en) * 1974-06-03 1975-12-15

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01135929U (en) * 1988-03-14 1989-09-18
JPH0232831U (en) * 1988-08-26 1990-03-01

Similar Documents

Publication Publication Date Title
JPS60142537U (en) Nonlinear digital-to-analog converter
JPS5999541U (en) A/D conversion device
JPS6061846U (en) Digital counter malfunction prevention circuit
JPS618348U (en) Size comparison circuit
JPS58129762U (en) code conversion circuit
JP2599984B2 (en) Input data peak value detection circuit
JPS59159035U (en) D/A converter
JPS60104934U (en) data transmission equipment
JPS5619507A (en) Coding system
JPS60108046U (en) analog digital conversion circuit
JPS60167441U (en) Digital-analog conversion circuit
JPS59195855U (en) demodulator
JPH039661B2 (en)
JPS5946031U (en) data conversion circuit
JPH0246440U (en)
JPH0282135U (en)
JPH03113540U (en)
JPS6370732U (en)
JPS5911553U (en) Serial data transmitter
JPH0399368U (en)
JPS58101244U (en) key input device
JPS60163851U (en) circuit selection device
JPS5837218U (en) loudness circuit
JPS5860397U (en) shift register device
JPS60148634U (en) Asynchronous trigger generator