JPS60239990A - ダイナミツク集積回路装置 - Google Patents
ダイナミツク集積回路装置Info
- Publication number
- JPS60239990A JPS60239990A JP59097924A JP9792484A JPS60239990A JP S60239990 A JPS60239990 A JP S60239990A JP 59097924 A JP59097924 A JP 59097924A JP 9792484 A JP9792484 A JP 9792484A JP S60239990 A JPS60239990 A JP S60239990A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- precharge
- vcc
- voltage
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59097924A JPS60239990A (ja) | 1984-05-14 | 1984-05-14 | ダイナミツク集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59097924A JPS60239990A (ja) | 1984-05-14 | 1984-05-14 | ダイナミツク集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60239990A true JPS60239990A (ja) | 1985-11-28 |
| JPH036597B2 JPH036597B2 (fr) | 1991-01-30 |
Family
ID=14205231
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59097924A Granted JPS60239990A (ja) | 1984-05-14 | 1984-05-14 | ダイナミツク集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60239990A (fr) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07192471A (ja) * | 1993-12-27 | 1995-07-28 | Nec Corp | 半導体メモリ |
-
1984
- 1984-05-14 JP JP59097924A patent/JPS60239990A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07192471A (ja) * | 1993-12-27 | 1995-07-28 | Nec Corp | 半導体メモリ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH036597B2 (fr) | 1991-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4090096A (en) | Timing signal generator circuit | |
| US4943745A (en) | Delay circuit for semiconductor integrated circuit devices | |
| KR970703600A (ko) | 일정 임피던스 샘플링 스위치(a constant impedance sampling switch) | |
| CN1018402B (zh) | 用于存储器装置的读出放大器驱动器 | |
| US4894559A (en) | Buffer circuit operable with reduced power consumption | |
| US4101790A (en) | Shift register with reduced number of components | |
| JPS61294695A (ja) | 半導体集積回路装置 | |
| JPS60239990A (ja) | ダイナミツク集積回路装置 | |
| JPS6134619A (ja) | Mosトランジスタ回路 | |
| JPS60115095A (ja) | メモリ装置 | |
| JPH0612869B2 (ja) | Cmosダイナミツクram用時間遅廷回路 | |
| US4042833A (en) | In-between phase clamping circuit to reduce the effects of positive noise | |
| JPH0246588A (ja) | 中間レベル発生回路 | |
| JPH048876B2 (fr) | ||
| JP3339564B2 (ja) | 半導体装置 | |
| JPS6150279A (ja) | 半導体メモリ | |
| JPS61198813A (ja) | クロツクジエネレ−タ回路 | |
| JPS61162893A (ja) | Mos型メモリ装置 | |
| JPS6141075B2 (fr) | ||
| JPS5851551A (ja) | 半導体回路装置 | |
| JPS63140489A (ja) | 半導体記憶装置 | |
| JPS6177196A (ja) | 半導体メモリ集積回路 | |
| JPS641976B2 (fr) | ||
| JPH065813B2 (ja) | Mosパツフア回路 | |
| JPH01173384A (ja) | プリチャージ回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |