JPS6068450A - 割込み要求回路 - Google Patents
割込み要求回路Info
- Publication number
- JPS6068450A JPS6068450A JP58175347A JP17534783A JPS6068450A JP S6068450 A JPS6068450 A JP S6068450A JP 58175347 A JP58175347 A JP 58175347A JP 17534783 A JP17534783 A JP 17534783A JP S6068450 A JPS6068450 A JP S6068450A
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- interrupt request
- cpu
- peripheral devices
- potential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Analogue/Digital Conversion (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58175347A JPS6068450A (ja) | 1983-09-22 | 1983-09-22 | 割込み要求回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58175347A JPS6068450A (ja) | 1983-09-22 | 1983-09-22 | 割込み要求回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6068450A true JPS6068450A (ja) | 1985-04-19 |
| JPH0113574B2 JPH0113574B2 (de) | 1989-03-07 |
Family
ID=15994474
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58175347A Granted JPS6068450A (ja) | 1983-09-22 | 1983-09-22 | 割込み要求回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6068450A (de) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0498949A (ja) * | 1990-08-16 | 1992-03-31 | Nec Ibaraki Ltd | 信号伝達システム |
| JPH0498950A (ja) * | 1990-08-16 | 1992-03-31 | Nec Ibaraki Ltd | 信号伝達システム |
| JP2008234266A (ja) * | 2007-03-20 | 2008-10-02 | Nec Corp | 障害処理方式、電子機器、および障害処理方法 |
| WO2017099897A1 (en) * | 2015-12-10 | 2017-06-15 | Qualcomm Incorporated | Digital aggregation of interrupts from peripheral devices |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0684021A (ja) * | 1992-08-28 | 1994-03-25 | Precision:Kk | Icメモリカードリーダ/ライタ装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5638627A (en) * | 1979-09-05 | 1981-04-13 | Canon Inc | Interrupting system |
-
1983
- 1983-09-22 JP JP58175347A patent/JPS6068450A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5638627A (en) * | 1979-09-05 | 1981-04-13 | Canon Inc | Interrupting system |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0498949A (ja) * | 1990-08-16 | 1992-03-31 | Nec Ibaraki Ltd | 信号伝達システム |
| JPH0498950A (ja) * | 1990-08-16 | 1992-03-31 | Nec Ibaraki Ltd | 信号伝達システム |
| JP2008234266A (ja) * | 2007-03-20 | 2008-10-02 | Nec Corp | 障害処理方式、電子機器、および障害処理方法 |
| WO2017099897A1 (en) * | 2015-12-10 | 2017-06-15 | Qualcomm Incorporated | Digital aggregation of interrupts from peripheral devices |
| US20170168967A1 (en) * | 2015-12-10 | 2017-06-15 | Qualcomm Incorporated | Digital aggregation of interrupts from peripheral devices |
| KR20180090999A (ko) * | 2015-12-10 | 2018-08-14 | 퀄컴 인코포레이티드 | 주변 디바이스들로부터의 인터럽트들의 디지털 어그리게이션 |
| JP2018536946A (ja) * | 2015-12-10 | 2018-12-13 | クゥアルコム・インコーポレイテッドQualcomm Incorporated | 周辺機器デバイスからの割り込みのデジタルアグリゲーション |
| US10289579B2 (en) | 2015-12-10 | 2019-05-14 | Qualcomm Incorporated | Digital aggregation of interrupts from peripheral devices |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0113574B2 (de) | 1989-03-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4096569A (en) | Data processing system having distributed priority network with logic for deactivating information transfer requests | |
| US5432943A (en) | Data processing apparatus having interruption control unit | |
| SE7505994L (sv) | Databehandlingsanleggning innefattande enheter for behandling av inmatning/utmatning-instruktioner | |
| JPH039492B2 (de) | ||
| JPS6029138B2 (ja) | 優先割込み装置 | |
| JPS5829197A (ja) | 動的メモリのリフレツシユ回路 | |
| CN110046118A (zh) | 一种pcie设备的区分系统、方法及服务器系统 | |
| US6473814B1 (en) | System for optimally tuning a burst length by setting a maximum burst length based on a latency timer value and adjusting the maximum burst length based on a cache line size | |
| US5187781A (en) | Shared hardware interrupt circuit for personal computers | |
| US20080215781A1 (en) | System including bus matrix | |
| JPH0113574B2 (de) | ||
| JPS6010364A (ja) | デイレクトリ・メモリ・システム | |
| US4644469A (en) | Addressing system for electronic computer | |
| US6457089B1 (en) | Microprocessor bus structure | |
| EP0795827B1 (de) | Speicheranordnung und Verfahren zum Zugreifen auf die Speicher der Speicheranordnung | |
| JP2990140B2 (ja) | 割り込み制御回路 | |
| JP2975638B2 (ja) | 半導体集積回路 | |
| SU1197074A1 (ru) | Аналого-цифровой преобразователь | |
| CN116049155A (zh) | 处理数据的方法、装置及存储介质 | |
| CN120705095A (zh) | 一种数据处理方法和相关设备 | |
| JPH02157960A (ja) | デージーチェン回路方式 | |
| JP3373535B2 (ja) | 電子計算機におけるアドレス変換方式 | |
| CN117435527A (zh) | 一种芯片数据传输方法、装置、设备及存储介质 | |
| JPS5979366A (ja) | Cpuボ−ド | |
| JPS6033468Y2 (ja) | デイジタル信号の入力回路 |