JPS6115248A - 記憶装置アクセス制御方式 - Google Patents

記憶装置アクセス制御方式

Info

Publication number
JPS6115248A
JPS6115248A JP59135411A JP13541184A JPS6115248A JP S6115248 A JPS6115248 A JP S6115248A JP 59135411 A JP59135411 A JP 59135411A JP 13541184 A JP13541184 A JP 13541184A JP S6115248 A JPS6115248 A JP S6115248A
Authority
JP
Japan
Prior art keywords
storage device
access
data
storage
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59135411A
Other languages
English (en)
Japanese (ja)
Other versions
JPH03655B2 (fr
Inventor
Hidehiko Nishida
西田　秀彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59135411A priority Critical patent/JPS6115248A/ja
Publication of JPS6115248A publication Critical patent/JPS6115248A/ja
Publication of JPH03655B2 publication Critical patent/JPH03655B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59135411A 1984-06-29 1984-06-29 記憶装置アクセス制御方式 Granted JPS6115248A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59135411A JPS6115248A (ja) 1984-06-29 1984-06-29 記憶装置アクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59135411A JPS6115248A (ja) 1984-06-29 1984-06-29 記憶装置アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS6115248A true JPS6115248A (ja) 1986-01-23
JPH03655B2 JPH03655B2 (fr) 1991-01-08

Family

ID=15151097

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59135411A Granted JPS6115248A (ja) 1984-06-29 1984-06-29 記憶装置アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS6115248A (fr)

Also Published As

Publication number Publication date
JPH03655B2 (fr) 1991-01-08

Similar Documents

Publication Publication Date Title
EP0019358B1 (fr) Système hiérarchique de mémorisation de données
US5201040A (en) Multiprocessor system having subsystems which are loosely coupled through a random access storage and which each include a tightly coupled multiprocessor
JPH04314163A (ja) バッファ管理方式
JPH0410102B2 (fr)
JPS6115248A (ja) 記憶装置アクセス制御方式
JP2009199384A (ja) データ処理装置
JPH0877143A (ja) ベクトルデータ処理装置
EP0628912A1 (fr) Antememoire
JP2735400B2 (ja) 非同期入出力制御方式
JPS6141019B2 (fr)
JPH10111798A (ja) 情報処理装置
JP2581144B2 (ja) バス制御装置
JPH0346033A (ja) ジヨブ間データ転送制御方法
JPH0296252A (ja) キャッシュメモリ制御装置
JP2756546B2 (ja) デジタルデータ処理システムに使用される処理装置
JPS63311548A (ja) キャッシュメモリ制御回路
EP0400851A2 (fr) Antémémoire efficace utilisant un tampon de mémoire
JPH02224158A (ja) キャッシュメモリ装置及びデータ処理装置並びにデータアクセス方法とキャッシュメモリへのデータ格納方法
JPH0512120A (ja) データキヤツシユ制御方式
JPH0664552B2 (ja) 情報処理装置の無効化処理方式
JPH05342107A (ja) キャッシュメモリ制御装置
JPH08166905A (ja) キャッシュメモリ制御方法
JPS6136666B2 (fr)
JPS60189043A (ja) プロセツサ
JPS61211752A (ja) ペ−ジ履歴メモリ装置