JPS614261A - Integrated circuit device - Google Patents
Integrated circuit deviceInfo
- Publication number
- JPS614261A JPS614261A JP59126107A JP12610784A JPS614261A JP S614261 A JPS614261 A JP S614261A JP 59126107 A JP59126107 A JP 59126107A JP 12610784 A JP12610784 A JP 12610784A JP S614261 A JPS614261 A JP S614261A
- Authority
- JP
- Japan
- Prior art keywords
- lead terminal
- mold
- integrated circuit
- terminal
- bending
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/421—Shapes or dispositions
- H10W70/424—Cross-sectional shapes
- H10W70/427—Bent parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07551—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
【発明の詳細な説明】
(産業上の利用分野)
本発明は集積回路装置のリード端子取り出し方式の改良
に関する。DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to an improvement in a lead terminal extraction method for an integrated circuit device.
(従来技術)
従来の集積回路装置のリード端子取り出し方式はモール
ド中央部ニジ取り出し、プリント基板等に取り付ける為
、リード端子部に曲げ加工を加えている。(Prior Art) The conventional method for taking out lead terminals of integrated circuit devices involves taking out the lead terminals from the center of the mold, and bending the lead terminals in order to attach them to a printed circuit board or the like.
例えば第2図においてリードフレーム5に取シ付けられ
た集積回路のペレット4(以下、ペレットと呼ぶ)は金
線等の金属線3により外部リード1.端子2と゛接続さ
れ、モールド部lの中央部より外部リード端子2として
外部へ引き出されている。For example, in FIG. 2, an integrated circuit pellet 4 (hereinafter referred to as pellet) attached to a lead frame 5 is connected to an external lead 1 by a metal wire 3 such as a gold wire. It is connected to the terminal 2 and drawn out from the center of the molded part 1 as an external lead terminal 2.
外部リード端子2はプリント基板等に接続する為曲げ加
工をほどこしである。The external lead terminal 2 is bent in order to be connected to a printed circuit board or the like.
(発明が解決しようとする問題点)
従来の外部リード取シ出し方式では、取シ扱いによって
は外部リード端子の曲り等を生じ、プリント基板等に実
装する際、リードを修正しなければならないという欠点
があった。(Problems to be Solved by the Invention) In the conventional external lead extraction method, the external lead terminals may be bent depending on the handling, and the leads must be corrected when mounted on a printed circuit board, etc. There were drawbacks.
本発明の目的はこれらの欠点を改良し取り扱いによって
外部リード端子の曲シ等を生じない集積回路装置を提供
することにある。SUMMARY OF THE INVENTION An object of the present invention is to improve these drawbacks and provide an integrated circuit device that does not cause bending of external lead terminals due to handling.
゛ (問題点を解決するための手段)本発明は集積回
路のリード端子會モールド内部で曲げかつモールド下部
より引き出すことを特徴とする。(Means for solving the problem) The present invention is characterized in that the lead terminals of an integrated circuit are bent inside the mold and pulled out from the bottom of the mold.
本発明によれば外部リード端子の取り扱いKよる曲りな
どは生ぜず、かつプリント基板等に接続する時に外部リ
ード端子の位置を精度よく出すことができる。According to the present invention, bending due to handling of the external lead terminal does not occur, and the position of the external lead terminal can be accurately determined when connecting to a printed circuit board or the like.
(実施例)
次に、本発明の一実施例を第1図によって説明する。同
図において、リードフレーム10に載置されたペレット
9は金線等の金属IJ8により外部リード端子7と接続
されている。外部リード端子7はモールド6内部におい
て曲げ加工がされておシかつモールド6の下部より外部
に引き出されている。このようにして外部に取シ出され
たリード端子7は極めて曲げ等の変形に強く、従来のリ
ード端子取り出し方式にくらベリード端子の位置精度が
向上するという利点をもっている。(Example) Next, an example of the present invention will be described with reference to FIG. In the figure, a pellet 9 placed on a lead frame 10 is connected to an external lead terminal 7 by a metal IJ8 such as a gold wire. The external lead terminals 7 are bent inside the mold 6 and are drawn out from the bottom of the mold 6. The lead terminal 7 taken out to the outside in this way is extremely resistant to deformation such as bending, and has the advantage that the positioning accuracy of the buried lead terminal is improved compared to the conventional lead terminal extraction method.
(発明の効果)
本発明によりブリント基板等へ実装する際リード曲シ等
の問題を解決し実装方式の大巾な歩留向上が期待できる
。(Effects of the Invention) The present invention can solve problems such as lead bending when mounting on a printed circuit board or the like, and can be expected to significantly improve the yield of the mounting method.
第1図は本発明の一実施例による集積回路装置の断面図
、第2図は従来の集積回路装置の断面図である。
1・・・・・・モールド部、2・・・・・・外部リード
端子、3・・・・・・金線等の金属線、4・・・・・・
集積回路ペレット、5・・・・・・リードフレーム、6
・旧・・モールh”部、 7・・・・・・外部リード
端子、8・・・・・・金線等の金属線、9・・・・・・
集積回路ペレット、10・・・・・・リードフレーム。FIG. 1 is a sectional view of an integrated circuit device according to an embodiment of the present invention, and FIG. 2 is a sectional view of a conventional integrated circuit device. 1...Mold part, 2...External lead terminal, 3...Metal wire such as gold wire, 4...
Integrated circuit pellet, 5...Lead frame, 6
・Old...Mall h" part, 7...External lead terminal, 8...Metal wire such as gold wire, 9...
Integrated circuit pellet, 10...lead frame.
Claims (1)
ールド下部より引き出すことを特徴とする集積回路装置
。An integrated circuit device characterized in that lead terminals of the integrated circuit device are bent inside the mold and pulled out from the bottom of the mold.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59126107A JPS614261A (en) | 1984-06-19 | 1984-06-19 | Integrated circuit device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59126107A JPS614261A (en) | 1984-06-19 | 1984-06-19 | Integrated circuit device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS614261A true JPS614261A (en) | 1986-01-10 |
Family
ID=14926791
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59126107A Pending JPS614261A (en) | 1984-06-19 | 1984-06-19 | Integrated circuit device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS614261A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0623954A1 (en) * | 1993-05-07 | 1994-11-09 | AT&T Corp. | Molded plastic packaging of electronic devices |
| US5508557A (en) * | 1992-10-09 | 1996-04-16 | Rohm Co., Ltd. | Surface mounting type diode |
-
1984
- 1984-06-19 JP JP59126107A patent/JPS614261A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5508557A (en) * | 1992-10-09 | 1996-04-16 | Rohm Co., Ltd. | Surface mounting type diode |
| US5625223A (en) * | 1992-10-09 | 1997-04-29 | Rohm Co., Ltd. | Surface mounting type diode |
| EP0623954A1 (en) * | 1993-05-07 | 1994-11-09 | AT&T Corp. | Molded plastic packaging of electronic devices |
| US5548087A (en) * | 1993-05-07 | 1996-08-20 | At&T Corp. | Molded plastic packaging of electronic devices |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS56122156A (en) | Lead frame for semiconductor device | |
| JPS62235763A (en) | Lead frame for semiconductor device | |
| JPH05211280A (en) | Hybrid integrated circuit device | |
| JPS63151058A (en) | Resin packaged type semiconductor device | |
| JP2513062B2 (en) | Lead frame and method for manufacturing semiconductor device | |
| JPH1012802A (en) | Lead frame and semiconductor device using the same | |
| JPS554988A (en) | Semiconductor device | |
| JPH04139837A (en) | Lead frame for semiconductor device | |
| JPH0271551A (en) | Semiconductor device | |
| JPH0582981B2 (en) | ||
| JPS5989447A (en) | Semiconductor device | |
| JP2981309B2 (en) | Semiconductor device | |
| JPS60137494U (en) | electronic equipment | |
| JPS59110145A (en) | Semiconductor device | |
| JPS63102346A (en) | Semiconductor device | |
| JPS6334510B2 (en) | ||
| JPH0661403A (en) | Resin-sealed semiconductor device | |
| JPH02139954A (en) | Lead frame and resin-sealed semiconductor device using same | |
| JPH0590479A (en) | Ic package | |
| JPH029692A (en) | Module for ic card | |
| JPH04318959A (en) | Semiconductor device | |
| JPH05267527A (en) | Structure of lead frame for semiconductor device | |
| JPH03104150A (en) | semiconductor equipment | |
| JPS57210653A (en) | Manufacture of glass-sealed semiconductor device | |
| JPS58155838U (en) | semiconductor equipment |