JPS6213701B2 - - Google Patents

Info

Publication number
JPS6213701B2
JPS6213701B2 JP56152602A JP15260281A JPS6213701B2 JP S6213701 B2 JPS6213701 B2 JP S6213701B2 JP 56152602 A JP56152602 A JP 56152602A JP 15260281 A JP15260281 A JP 15260281A JP S6213701 B2 JPS6213701 B2 JP S6213701B2
Authority
JP
Japan
Prior art keywords
cpu
false response
output
block
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56152602A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5854423A (ja
Inventor
Kenji Hiramine
Reijiro Aoki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Omron Corp
Original Assignee
Omron Tateisi Electronics Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Omron Tateisi Electronics Co filed Critical Omron Tateisi Electronics Co
Priority to JP56152602A priority Critical patent/JPS5854423A/ja
Publication of JPS5854423A publication Critical patent/JPS5854423A/ja
Publication of JPS6213701B2 publication Critical patent/JPS6213701B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Retry When Errors Occur (AREA)
  • Debugging And Monitoring (AREA)
JP56152602A 1981-09-26 1981-09-26 制御システムの偽応答方式 Granted JPS5854423A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56152602A JPS5854423A (ja) 1981-09-26 1981-09-26 制御システムの偽応答方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56152602A JPS5854423A (ja) 1981-09-26 1981-09-26 制御システムの偽応答方式

Publications (2)

Publication Number Publication Date
JPS5854423A JPS5854423A (ja) 1983-03-31
JPS6213701B2 true JPS6213701B2 (de) 1987-03-28

Family

ID=15543993

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56152602A Granted JPS5854423A (ja) 1981-09-26 1981-09-26 制御システムの偽応答方式

Country Status (1)

Country Link
JP (1) JPS5854423A (de)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5789124A (en) * 1980-11-21 1982-06-03 Fujitsu Ltd Interface converter of information process system

Also Published As

Publication number Publication date
JPS5854423A (ja) 1983-03-31

Similar Documents

Publication Publication Date Title
CA1216367A (en) Arrangement for optimized utilization of i/o pins
US4747041A (en) Automatic power control system which automatically activates and deactivates power to selected peripheral devices based upon system requirement
US5386363A (en) Aircraft load management center
EP0138735A2 (de) Multiplex-Steuerungssystem mit Unversehrtheit
JPH0157380B2 (de)
EP0321240B1 (de) Unterbrechungsverarbeitungsvorrichtung und -verfahren
JPH0443460B2 (de)
US5115511A (en) Arrangement for loading the parameters into active modules in a computer system
JPS6213701B2 (de)
KR920010977B1 (ko) 개선된 성능의 메모리 버스 아키텍쳐(memory bus architecture)
JPH0343804A (ja) シーケンス制御装置
KR960703250A (ko) 버스 시스템의 작동 방법 및 이 작동 방법을 수행하기 위한 장치(process and arrangement for operating a bus system)
JPS6162961A (ja) 入出力機器
GB2146810A (en) Achieving redundancy in a distributed process control system
JPS593775B2 (ja) バス要求処理装置
JPS62103738A (ja) プログラマブルコントロ−ラ
JPS5844426Y2 (ja) プロセッサ間情報転送装置
JPH03233744A (ja) 予備系ルート試験方式
JP2555568B2 (ja) 蓄積プログラム制御交換機
KR970002522A (ko) 핫 백업(HBU:Hot Back Up)장치의 모-드 검출방법
JPS61213960A (ja) Ｃｐｕ間データ伝送装置
KR19980055992A (ko) 전전자 교환기의 데이터 이중화 장치
JPH0664561B2 (ja) 同時書込み回路
JPH038617B2 (de)
JPS63304358A (ja) バス制御方式