JPS6223900B2 - - Google Patents

Info

Publication number
JPS6223900B2
JPS6223900B2 JP56072652A JP7265281A JPS6223900B2 JP S6223900 B2 JPS6223900 B2 JP S6223900B2 JP 56072652 A JP56072652 A JP 56072652A JP 7265281 A JP7265281 A JP 7265281A JP S6223900 B2 JPS6223900 B2 JP S6223900B2
Authority
JP
Japan
Prior art keywords
data
memory
move
buffer memory
ecc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56072652A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57189398A (en
Inventor
Masanori Takahashi
Akira Hatsutori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56072652A priority Critical patent/JPS57189398A/ja
Publication of JPS57189398A publication Critical patent/JPS57189398A/ja
Publication of JPS6223900B2 publication Critical patent/JPS6223900B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56072652A 1981-05-14 1981-05-14 Control system for memory system Granted JPS57189398A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56072652A JPS57189398A (en) 1981-05-14 1981-05-14 Control system for memory system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56072652A JPS57189398A (en) 1981-05-14 1981-05-14 Control system for memory system

Publications (2)

Publication Number Publication Date
JPS57189398A JPS57189398A (en) 1982-11-20
JPS6223900B2 true JPS6223900B2 (de) 1987-05-26

Family

ID=13495521

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56072652A Granted JPS57189398A (en) 1981-05-14 1981-05-14 Control system for memory system

Country Status (1)

Country Link
JP (1) JPS57189398A (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63187354A (ja) * 1987-01-30 1988-08-02 Hitachi Ltd 記憶制御装置
JPH0821238B2 (ja) * 1987-11-12 1996-03-04 三菱電機株式会社 半導体記憶装置
JPH03189845A (ja) * 1989-12-13 1991-08-19 Internatl Business Mach Corp <Ibm> 階層メモリ・システムおよびキヤツシユ・メモリ・サブシステム
JP2627491B2 (ja) * 1994-11-18 1997-07-09 三菱電機株式会社 半導体記憶装置

Also Published As

Publication number Publication date
JPS57189398A (en) 1982-11-20

Similar Documents

Publication Publication Date Title
US5371870A (en) Stream buffer memory having a multiple-entry address history buffer for detecting sequential reads to initiate prefetching
US5659713A (en) Memory stream buffer with variable-size prefetch depending on memory interleaving configuration
JPS5821353B2 (ja) チヤネル対メモリ書込み装置
EP0379769B1 (de) Schreib-Lese/Schreib-Weitergabe-Speichersubsystemzyklus
JPS6324428A (ja) キヤツシユメモリ
EP0167089B1 (de) Speicherzugriffs-Steuerungssystem und -Verfahren für ein Informationsverarbeitungsgerät
US5155828A (en) Computing system with a cache memory and an additional look-aside cache memory
JPH0532775B2 (de)
US5452418A (en) Method of using stream buffer to perform operation under normal operation mode and selectively switching to test mode to check data integrity during system operation
US4648033A (en) Look-aside buffer LRU marker controller
JPS6223900B2 (de)
JPH06348593A (ja) データ転送制御装置
US4737908A (en) Buffer memory control system
JPH0353657B2 (de)
JPH02214937A (ja) データ処理装置
JPH07234819A (ja) キャッシュメモリ
JPH0210446A (ja) バッファ記憶装置
EP0475730B1 (de) Schreib-Lese/Schreib-Weitergabe-Zyklus für Speicheruntersystem
JP2703255B2 (ja) キャッシュメモリ書込み装置
JP3226557B2 (ja) マルチプロセッサシステム
EP0335113A2 (de) Einchip-Cache-Speicher und Cache-Speichervorrichtung mit mehreren parallel geschalteten Einchip-Cache-Speichern
JP2982197B2 (ja) キャッシュ用バスモニタ回路
JPH02259945A (ja) ストア処理方式
JPH0644246B2 (ja) キヤツシユメモリ制御方式
JPS5818710B2 (ja) 記憶システム