JPS6234353Y2 - - Google Patents
Info
- Publication number
- JPS6234353Y2 JPS6234353Y2 JP1981091816U JP9181681U JPS6234353Y2 JP S6234353 Y2 JPS6234353 Y2 JP S6234353Y2 JP 1981091816 U JP1981091816 U JP 1981091816U JP 9181681 U JP9181681 U JP 9181681U JP S6234353 Y2 JPS6234353 Y2 JP S6234353Y2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- output
- terminal
- decoder
- external
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9181681U JPS582046U (ja) | 1981-06-22 | 1981-06-22 | 割込み信号幅制御回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9181681U JPS582046U (ja) | 1981-06-22 | 1981-06-22 | 割込み信号幅制御回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS582046U JPS582046U (ja) | 1983-01-07 |
| JPS6234353Y2 true JPS6234353Y2 (2) | 1987-09-02 |
Family
ID=29886888
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9181681U Granted JPS582046U (ja) | 1981-06-22 | 1981-06-22 | 割込み信号幅制御回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS582046U (2) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5413737B2 (2) * | 1973-02-22 | 1979-06-01 | ||
| JPS5672744A (en) * | 1979-11-19 | 1981-06-17 | Nec Corp | Interruption control circuit |
-
1981
- 1981-06-22 JP JP9181681U patent/JPS582046U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS582046U (ja) | 1983-01-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5809517A (en) | Detachable memory apparatus capable of varying number of wait states for access based on stored timing information | |
| JPH0442699B2 (2) | ||
| US4550369A (en) | Apparatus and method for processing macroinstructions and microinstructions | |
| JPS582046U (ja) | 割込み信号幅制御回路 | |
| JPS6234355Y2 (2) | ||
| JPH0630088B2 (ja) | Tssコマンド処理方式 | |
| KR890001798B1 (ko) | 8비트 및 16비트 중앙처리 장치를 이용한 데이타신호 처리장치 | |
| JPH0731528B2 (ja) | プログラマブル・コントロ−ラ | |
| JPS6242305B2 (2) | ||
| JPS57164320A (en) | Reset system for microprocessor | |
| JPH0656387B2 (ja) | 回転方向判別方式 | |
| KR0157456B1 (ko) | 로보트 제어기에서 사용자 정의 처리 함수의 실행방법 | |
| JPH0745088A (ja) | Promアクセス回路 | |
| JPS6398010A (ja) | マイクロコンピユ−タの電源投入時とリセツト時の区別方法 | |
| JPH05119880A (ja) | マイクロプロセツサシステム | |
| JPH03225551A (ja) | 入出力装置アクセス制御方式 | |
| JPS6230452B2 (2) | ||
| JPS61229123A (ja) | デ−タ処理装置 | |
| JPH09128247A (ja) | プログラム変換アダプタ | |
| JPH04312144A (ja) | Prom処理装置 | |
| JP2000076078A (ja) | マイクロコンピュータ | |
| JPH04346153A (ja) | メモリアクセスバス制御方法とその情報処理装置 | |
| JPH07225691A (ja) | 割り込み処理装置及び方法 | |
| JPH0638233B2 (ja) | デ−タ処理装置 | |
| JPS58181335A (ja) | 信号検出装置 |